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ABSTRACT 
 
 
 
 
Time-Mode Analog Circuit Design for Nanometric Technologies.  
(December 2011) 
Mohamed Mostafa Elsayed, B.Sc., Cairo University, Egypt; 
M.Sc., Cairo University, Egypt 
Chair of Advisory Committee: Dr. Edgar Sánchez-Sinencio 
 
 
 
 
Rapid scaling in technology has introduced new challenges in the realm of 
traditional analog design. Scaling of supply voltage directly impacts the available 
voltage-dynamic-range. On the other hand, nanometric technologies with fT in the 
hundreds of GHz range open opportunities for time-resolution-based signal processing. 
With reduced available voltage-dynamic-range and improved timing resolution, it is 
more convenient to devise analog circuits whose performance depends on edge-timing 
precision rather than voltage levels. Thus, instead of representing the data/information in 
the voltage-mode, as a difference between two node voltages, it should be represented in 
time-mode as a time-difference between two rising and/or falling edges. This 
dissertation addresses the feasibility of employing time-mode analog circuit design in 
different applications. Specifically: 
1) Time-mode-based quantizer and feedback DAC of ΣΔ ADC.   
2) Time-mode-based low-THD 10MHz oscillator,  
  
iv 
3) A Spur-Frequency Boosting PLL with -74dBc Reference-Spur Rejection in 90nm 
Digital CMOS. 
In the first project, a new architectural solution is proposed to replace the DAC and 
the quantizer by a Time-to-Digital converter. The architecture has been fabricated in 
65nm and shows that this technology node is capable of achieving a time-matching of 
800fs which has never been reported. In addition, a competitive figure-of-merit is 
achieved.  
In the low-THD oscillator, I proposed a new architectural solution for synthesizing a 
highly-linear sinusoidal signal using a novel harmonic rejection approach. The chip is 
fabricated in 130nm technology and shows an outstanding performance compared to the 
state of the art. The designed consumes 80% less power; consumes less area; provides 
much higher amplitude while being composed of purely digital circuits and passive 
elements.  
Last but not least, the spur-frequency boosting PLL employs a novel technique that 
eliminates the reference spurs. Instead of adding additional filtering at the reference 
frequency, the spur frequency is boosted to higher frequency which is, naturally, has 
higher filtering effects. The prototype is fabricated in 90nm digital CMOS and proved to 
provide the lowest normalized reference spurs ever reported.  
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CHAPTER I 
INTRODUCTION 
 
1.1 Motivation 
Analog circuit design passed by many phases through the last century. Motivated 
by the invention of CMOS integrated circuits, many design techniques appeared to 
overcome the new challenges of the CMOS technology in which the dimensions scales 
down allowing the integration of larger systems. Gordan Moor predicted in 1975 that 
MOS device dimensions would continue to scale down by a factor of two every three 
years and the number of transistors per chip would double every one to two years [1]. As 
technology scales down by factor , the supply voltage, theoretically, scales down with 
the same factor. The aggressive reduction in the supply voltage and the moderate 
reduction in the device threshold voltage of CMOS technology have greatly affected the 
performance of CMOS voltage-mode circuits, typically reflected by a reduced dynamic 
range, increased propagation delay and reduced low noise margins [2]. Such scaling 
motivated the designers in sixties to introduce the current-mode circuit as a promising 
substitute for its voltage-mode counterpart [3].  
 
 
 
This dissertation follows the style of IEEE Journal of Solid-State Circuits. 
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Signal representation in current-mode circuits depends on the value of the current 
flowing through certain branch. Consequently, it is upper limit is not constrained by the 
supply voltage as in the voltage- mode case in which the voltage signal must be less than 
the supply voltage except in some rare applications. In addition, high frequency 
operation favors current mode circuit topologies that are characterized by having low-
impedance-nodes compared to its voltage-mode counterpart. Thus, high frequency 
applications usually employ current-mode analog circuits and current-mode-logic (CML) 
to extend the operating bandwidth. On the other hand, low frequency applications 
continued to employ voltage-mode circuits since it usually consumes less power. 
However, rapid scaling in technology has introduced new challenges in the realm of 
traditional analog design. Scaling of supply voltage directly impacts the available 
voltage-dynamic-range. On the other hand, nanometric technologies with cutoff 
frequency fT in hundreds of GHz range opens opportunities for time-resolution-based 
signal processing, which was not a viable option in previous technology nodes [4]. With 
reduced available voltage-dynamic-range and improved timing resolution, it is more 
convenient to device analog circuits whose performance depends on edge-timing 
precision rather than voltage levels. Thus, instead of representing the data/information in 
the voltage-mode, as a difference between two node voltages, or in current-mode, as a 
current flowing through certain branch, it should be represented in time-mode as a time-
difference between two rising and/or falling edges. Fig. 1.1 shows the representation of 
the signals in voltage-mode, current-mode and time-mode. A major advantage of 
processing signals encoded in the time-mode is the digital-friendly nature of the system, 
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which scales down with the technology. In addition, migrating to smaller technologies is 
expected to improve the performance of the same time-mode-based design as timing 
resolution is improved. 
The main circuit blocks in time-mode systems are the time-to-voltage and 
voltage-to-time converters which interface the time-mode circuits to the voltage-mode 
one. The first one can be considered as a charge pump that produces an output voltage 
that is proportional to the input pulse width while the later can be considered as a pulse-
width-modulator (PWM) which generates an output pulse whose width is proportional to 
the input voltage. 
 
 
 
Fig. 1.1 Signal representation in the different modes. 
 
 
 
1.2 Organization 
The dissertation includes novel design and implementation of three different 
blocks employing the time-mode concept discussed above. A time-to-digital converter 
(TDC) is proposed in chapter II to replace the multi-bit quantizer and the multi-bit 
feedback DAC of traditional voltage-mode  modulator. The proposed time-mode 
t 
V 
Voltage-mode 
t 
I 
Current-mode 
t 
V 
Time-mode 
Discrete 
amplitudes 
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TDC makes the multi-bit  ADC digital friendly and more suitable for nanometric 
technologies. A pulse-width-modulator (PWM) converts the sampled-and-held voltage-
sample to a time-pulse that the TDC generates a digital code corresponding its width. 
Simultaneously, the TDC provides a time-quantized feedback pulse for the  
modulator, emulating the voltage-DAC in a conventional  ADC. Measurements show 
that the -modulator achieves a dynamic range of 68dB and the TDC consumes 
5.66mW at 250MHz event rate while occupying 0.006mm2. 
Chapter III proposed an architectural solution for designing and implementing 
low THD oscillators. A digital harmonic-cancellation-block is used to suppress the low 
frequency harmonics while a passive, inherently linear, filter is used to suppress the high 
frequency ones. The proposed technique eliminates the need for typical analog, high-Q 
BPF to suppress the harmonics. Thus, eradicates the effect of increasing device 
nonlinearities in the nanometric technologies by having pure digital solution. In addition, 
eliminating the need for high-Q band-pass-filter (BPF) releases the output swing from 
the constraints imposed by the linearity of the filter. Measurement results show -72dB 
THD at 10MHz along with a differential output swing of 228mVpp. As the performance 
depends solely on the timing precision of digital signals, the proposed oscillator is 
considered the best time-mode-based oscillator in literature. 
Chapter IV proposes an architectural solution for designing and implementing a 
low-reference-spurs PLL. A spur frequency-booster block is inserted between the PFD 
and the CP to boost the charge-pump input frequency. Hence, the reference-spurs 
theoretically vanish. The proposed technique adds additional degrees of freedom in the 
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design of PLLs such that the spurs level can be reduced without sacrificing neither the 
loop bandwidth nor the voltage-controlled oscillator‘s gain. The prototype achieves         
-74dBc reference-spur suppression along with (KVCO/fref ) ratio of 17 at a (fBW/fref) ratio of 
1/20. 
Finally, Chapter V concludes the work and explores the areas for future work. 
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CHAPTER II 
 A 67DB DYNAMIC RANGE TIME-TO-DIGITAL CONVERTER FOR               
TIME-MODE-BASED MODULATOR* 
 
2.1 Introduction to Time-to-Digital Converters 
The basic block that manipulates the data in time mode is the TDC. The TDC can 
be defined as a block that provides a digital code that corresponds to the width of the 
pulse (which is the data in time-mode case). Measuring the width of a digital pulse 
became an important technique for many applications. Although the very first work on 
CMOS TDC was targeting high energy physics, it became widely used in other 
electronic applications like PLL and time of flight-based systems [5-7]. The main TDC 
performance metrics are: 
  
 
 
 
*Reprinted, with permission, from M. M. Elsayed, V. Dhanasekaran, M. Gambhir, J. 
Silva-Martinez and E. Sánchez-Sinencio, ―A 0.8ps DNL Time-to-Digital Converter with 
250MHz Event Rate in 65nm CMOS for Time-Mode-Based  Modulator” IEEE J. 
Solid-State Circuits., vol. 46, no. 9, pp.2048-2098, Sept 2011.   © 2011 IEEE and from 
V. Dhanasekaran, M. Gambhir, M. M. Elsayed, E. Sánchez-Sinencio, J. Silva-Martinez, 
C. Mishra, L. Chen, E. Pankratz ―A 20MHz BW 68dB DR CT ΔΣ ADC Based on a 
Multi-Bit Time-Domain Quantizer and Feedback Element,”in IEEE Int. Solid-State 
Circuits Conf. (ISSCC) Dig. Tech. Papers, San Francisco, CA, Feb. 2009, pp. 174-175. 
© 2009 IEEE and from V. Dhanasekaran, M. Gambhir, M. M. Elsayed, E. Sánchez-
Sinencio, J. Silva-Martinez, C. Mishra, L. Chen, E. Pankratz ―A Continuous Time Multi-
Bit  ADC Using Time-Domain Quantizer and Feedback Element,” IEEE J. Solid-
State Circuits., vol. 46, no. 3, pp.639-650, Mar 2011.   © 2011 IEEE. 
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1- Differential-nonlinearity (DNL): defines as the difference between the actual 
time-step size and the ideal one.  
2- Resolution: is the minimum time-step the TDC can resolve.  
3- Latency: (or the conversion time): defined as the time the TDC requires after the 
signal is tracked till the digital output is available. 
4- Dead time: is the minimum time required between two acquisitions. 
5- Silicon area. 
6- Power consumption. 
 
Since different topologies were developed to improve the performance of TDCs, 
a short description of each topology will be presented followed by a comparison table 
for the TDC tradeoffs.  
 
2.1.1 Inverter-Chain-Based TDC[8-11] 
The block diagram of the inverter-chain-based TDC is shown in Fig. 2.1. The 
basic idea is to propagate the start signal, the rising edge of the pulse to be measured, 
through a delay line whose elements consists of CMOS inverters connected to the input 
of a flip flop. While the signal propagates through the line the output of each inverter 
toggles and changes its state. When the stop signal triggers the flip flops, the state of the 
line is captured and the position of the propagating start signal is identified by applying 
XOR function on every two successive flip flop outputs. The output of the XOR is zero 
only at the position of the start signal.  
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Fig. 2.1 Inverter chain based TDC. 
 
 
 
By knowing the position of the propagating start signal and the delay of the 
single cell, the width of the pulse can be calculated. The main advantage of the inverter-
chain-based TDC is the simplicity of the design and the conversion speed. On the other 
hand, the resolution is limited by one inverter delay which puts fundamental limit on the 
resolution of the circuit. 
 
2.1.2 TDC Based on Vernier Delay Line [12-14] 
The second most commonly used TDC is the Vernier TDC. Vernier delay line 
overcomes the basic limitation of the inverter-chain-based TDC, the resolution, by 
employing two delay lines of different delays per inverter cell, t1>t2, as shown in Fig. 2.2. 
The start signal propagates through the first line and changes the inputs of the flip flops 
while the stop signal propagates through the second line and captures the inputs of the 
flip flops. As the stop signal propagates faster than the start signal, at certain time and 
certain flip flop it will precede the start signal and trigger that flip flop to capture an 
FF FF FF FF FF 
C1 C2 C3 C4 C5 
Start signal 
Stop signal 
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unchanged input (because the start signal is lagging the stop signal). Consequently, at the 
time that both edges are at the same stage the two successive flip flop outputs will be the 
same indicating that stop signal precedes the start signal at this stage. In this case the 
pulse width will be equal to: 
Tpulse = N*(t1-t2) (2.1) 
where N is the number of flip flops that captured a changed input.  
 It can be seen from this equation that the resolution of the Vernier-based TDC is 
the difference between two inverter delays, (t1-t2), instead of one inverter delay. In other 
words, the resolution enhancement factor is given by: 
=(t2/(t1-t2)) (2.2) 
On the other hand, the number of stages required to accommodate the same 
maximum pulse width is increased by  compared to inverter-chain-based TDC. The 
number of stages required to accommodate a pulse width of T is given by N=T/(t1-t2).In 
addition, having two active delay lines at the same time and increasing the delay line 
length by the resolution enhancement factor, , categorizes this technique as a power 
hungry one. One last disadvantage of this technique is the conversion latency. The 
latency is given by: 
L=N.t2 (2.3) 
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Fig. 2.2 Vernier line-based TDC. 
 
 
 
2.1.3 Local Passive Interpolation TDC 
 This technique increases the resolution of the inverter-chain TDC while avoiding 
the latency of Vernier-based TDC. A conventional TDC is incorporated with local 
passive interpolators, LPI, between the successive delay elements to improve the 
resolution as shown in Fig. 2.3 [15]. Two delay lines are excited using differential input 
pulse while four-level passive interpolator is used to generate the intermediate crossings. 
The original crossings as well as the interpolated ones drive flip flop inputs that are 
triggered by the STOP signal. As shown in Fig.2.3, four resistors are used to interpolate 
two signals shifted by one inverter delay which improves the resolution by a factor of 
four.  
 
 
 
 
FF 
Start 
FF FF FF FF 
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t2 
t1 t1 
t2 t2 t2 
t1 t1 
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Fig. 2.3 Local passive interpolation TDC 
 
 
 
Area wise, this technique has less number of inverters, one fourth of Vernier 
TDC, but there is area overhead from the resistors and flip flops. Moreover, to have 
accurate interpolation, poly-silicon resistors are used which ends up with large area 
compared to Vernier TDC. From the mismatch point of view, the interpolation accuracy 
depends on the ratio between the four resistors rather than their absolute values. Since 
global mismatch does not affect the resistors ratios, this topology is considered a robust 
one. Finally, using less number of inverters in the delay line in this technique reduces the 
power consumption.  
 
 
 
 
 
 
Interpolated time 
instants 
Original time instants Ri Ri+1 Ri+2 Ri+3 
Fi Fi+1 Fi+2 Fi+3 
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2.1.4 Multistage TDC 
 This technique overcomes the disadvantage of having long Vernier line by using 
multistage pulse-quantization. A chain of buffers, similar to the conventional TDC, 
performs the coarse quantization while the fine quantization is performed using Vernier 
delay line as shown in Fig. 2.4 [16].  
Since the maximum input-pulse-width to the Vernier line is set by the resolution 
of the conventional TDC, this technique is considered area and power efficient compared 
to Vernier-line-based TDC. Moreover, this technique surpasses Vernier TDC by having 
latency that is always less one buffer delay. On the other hand, it suffers two 
disadvantages. First, it is required to have two delay locked loops (DLL), instead of one, 
to calibrate the delay of each stage. Second, the MUX used to multiplex the first level 
signals induces dead zone in the signal leading to degradation in the overall resolution.  
 
2.1.5 Reference Recycling TDC 
This technique overcomes the mismatch problem in long Vernier-delay-lines by 
employing short delay line and recycling the input pulse in the line many times as shown 
in Fig. 2.5 [17]. The signal, CLK, enters the delay line through the MUX, propagates 
through the delay line then the MUX recycles it again until another input pulse is applied. 
A DLL is used to adjust the total delay of the delay line such that the input clock period 
is integer multiple of the line‘s delay.  
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Fig. 2.4 Multistage TDC and its timing diagram.  
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Fig. 2.5 Reference recycling TDC [17]. 
 
 
 
Since the signal is recycled in the same delay line again and again, the layout is 
expected to be compact with reduced mismatch effect. In addition, this technique can be 
used concurrently with the LPI technique to improve the resolution.  
 
2.1.6 Time Shrinking Delay Line TDC 
In This technique single delay line digitizes the signal. The delay cells are 
designed such that the pulse shrinks while propagating through the line. The pulse also 
triggers flip flops connected to the delay element outputs and changes their state. As the 
pulse propagates through the line, the pulse width decreases until it vanishes. When the 
pulse vanishes, the remaining flip flops will not be triggered and its old state will be 
maintained indicating that the pulse vanished. The resolution in this technique depends 
on the shrinking of the pulse width when it propagates through one delay element. This 
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allows a high resolution digitization of the input pulse. Similar to Vernier delay-line-
based TDC, this technique suffers from the large latency [18]. 
 
2.1.7 Pulse Stretching Converter 
 This technique improves the resolution of the conventional TDC by stretching 
the pulse then propagating it through the inverter chain delay line-based TDC. In this 
case the gain in the resolution is the stretching factor used to increase the pulse width. 
The stretching is performed by applying the input pulse to a CMOS switch that 
discharges a pre-charged capacitor with constant current until the pulse finishes. The 
capacitor is charged afterwards using smaller current. In this case the charging time will 
be proportional to the original pulse width and the proportionality factor, or the 
stretching factor, is the ratio between the discharging and charging currents. 
Unfortunately this technique leads to increased latency and poor DNL [19].  
Table 2.1 summarizes the pros and cons of the aforementioned techniques. From 
the table it can be observed that there is a tradeoff between the resolution and the latency. 
Resolution defines the minimum time-step that the TDC can resolve while the latency 
limits the event rate of the input. In order to attain high resolution, the event rate will be 
sacrificed and vice versa.  Consequently, the resolution and the bandwidth of the input 
should be compromised. 
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Table 2.1 Comparison of the different TDC techniques. 
TDC topology Resolution Latency Area Power 
Inverter chain based TDC [8-11] low low small small 
Vernier TDC [12-14] high large large  large 
Local interpolation TDC [15] moderate low large small 
Multistage TDC [16] high moderate moderate moderate 
Reference recycling TDC [17] low low 
very 
compact 
small 
Time shrinking TDC [18] high large large large 
Pulse stretching TDC [19] moderate large large large 
 
 
 
2.2 TDC-Based ADC 
 The diagram in Fig. 2.6 (a) shows how a sinusoidal input of peak-to-peak 
amplitude of Vpp centered at 2FSV , where FSV  is the full scale voltage, is digitized using 
time-mode circuits. The input signal is sampled-and-held at frequency sf then a PWM 
block transforms the voltage-sample into a pulse-width which is digitized using the TDC. 
The transformation of the analog signal into the digital format is performed in the time-
mode. The only part that is performed in voltage-mode is the pulse width modulation. In 
general, the same PWM design can be utilized as a front-end in time-mode systems to 
convert the signal from voltage-mode to time-mode prior to further processing.  
 Since the input signal is sampled at a frequency fs, the zero-voltage input is 
mapped to a pulse width of 1s sT f while the full scale voltage input, VFS, is mapped to 
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a pulse of zero width. Consequently, the conversion gain of the PWM is given by 
s FST V (s/V). Since the amplitude of the voltage-sample ranges from 1
2
ppFS
FS
VV
V
 
 
 
 to 
1
2
ppFS
FS
VV
V
 
 
 
, the width of the output pulse will range from 1
2
pps
FS
VT
V
 
 
 
to 1
2
pps
FS
VT
V
 
 
 
, 
i.e. centered around 2sT , as illustrated in Fig. 2.6 b) at points ―B‖ and ―A‖, respectively. 
Since the output pulse is symmetric and centered around 2sT , the change in the output-
pulse-width corresponding to the change of the input can be modeled as if there are two 
virtual sinusoids around 2sT , as shown in Fig. 2.6 b) and the pulse width  is modulated 
with the amplitude of the pulse. Such model will be useful when analyzing the effect of 
transistor mismatchs on the TDC performance. The amplitude of the PWM output pulse 
is Vdd in all cases but on Fig. 2.6 b) it is different, at points ―A‖ and ―B‖, just for clarity 
purposes. The output pulse is then digitized using a TDC.  
A major issue that hinders the full utilization of the aforementioned time-mode 
ADC architecture is the trade off between the resolution of the TDC and both latency 
and dead-time. Latency, or the conversion time, is defined as the time the TDC requires 
after the signal is tracked till the digital output is available. The dead time is the 
minimum time required between two acquisitions. Both latency and dead time limit the 
maximum sampling frequency that can be used and, as a consequence, put an upper limit 
on the bandwidth of the ADC. On the other hand, the resolution is the minimum time 
step the TDC can resolve. 
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Fig. 2.6 a) Open-loop time-mode-based ADC. b) Timing diagram of the PWM. 
 
 
 To achieve a high ADC dynamic range and a high signal-to-quantization-noise-
ratio (SQNR) a time-resolution of less than one gate delay may be required. This can be 
achieved using different techniques but will be at the expense of the latency and the dead 
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time. Hence, the ADC bandwidth, which is limited by the latency, and SQNR, which is 
limited by the minimum time-resolution that the TDC can resolve, are compromised. To 
resolve this tradeoff, the concept of  modulator is adopted in time-mode designs [20]. 
Fig. 2.7 shows the analogy between the voltage-mode  modulator and its time-mode 
counterpart. The multi-bit quantizer and the multi-bit voltage-mode feedback DAC are 
replaced by a PWM and a modified TDC. The PWM transforms the input voltage-
sample into a pulse and the TDC generates a multi-bit digital output, Dout, that 
corresponds to the pulse-width and provides a time-quantized feedback pulse, pq(t) 
which emulates the DAC output in traditional  modulators. 
Owing to the over-sampling and noise shaping offered by the  loop 
architecture, the quantizer (TDC) is not required to have a number of levels in the order 
of the targeted SNR. On the other hand, the timing-accuracy of the feedback signal (the 
feedback pulse-width pq(t)) should be in the order of the targeted SNR or better. In other 
words, the error in the feedback signal pq(t) should be less than a single bit as it will not 
be shaped by the loop filter. These two remarks can be mapped as specifications for the 
TDC as follows: First, the number of quantization steps of the TDC can be decreased 
compared to the open loop case, shown in Fig. 2.6 a), which means that we can use time-
quantization steps that are larger than one gate delay. That directly allows the use of 
TDC architectures with low latency and low dead-time. Thus, wide bandwidth ADC can 
be achieved. Second, the accuracy of the feedback signal, i.e. the width of the pq(t) 
pulses, is proportional to the targeted SNR which puts a constrain on the DNL (timing 
mismatch) of the TDC steps. As a numerical example, assume a 10-bit ADC that is 
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designed using the open loop architecture shown in Fig. 2.6 a). The time-quantization 
step of the TDC will be given by 102sT . On the other hand if a third order  
architecture with an over-sampling ratio (OSR) of 6 is used then the enhancement of the 
SQNR due to the loop filter is given by:  
Consequently, a 4.5 bits quantizer can be used to attain a 10-bits output. In other words, 
the time-quantization step of the quantizer can be as low as  4.52sT which relaxes the 
resolution of the TDC.  
On the other hand, the linearity of the feedback-pulse-width should be 
maintained higher than 10 bits which means that the DNL of the TDC should be better 
than 10 bits. In conclusion, by replacing the multi-bit voltage-mode feedback DAC by a 
TDC, the performance bottleneck is transformed to the timing-precision of the feedback 
pulse of the TDC, pq(t), rather than the absolute voltage levels of the DAC in a 
conventional voltage-mode  ADC. Since a reduced number of time-quantization steps 
is required compared to the open loop case, along with small latency to minimize the 
excess loop delay, inverter-chain-based TDC [8-11] is a suitable  choice for time-mode 
based  modulators. 
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(2.4) 
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  Fig. 2.7 Block diagrams of  
a) Voltage-mode  modulator. b) Time-mode  modulator. 
 
 
 
Fig. 2.8 shows how the time-quantized feedback pulse,  qp t  is generated using 
an inverter-chain based TDC. The full scale input, [0, Ts], is split, in time, into N time-
quantization steps using inverter-chain-based delay cells which is driven by the sampling 
clock. Assuming perfect matching between the delay cells, the time-quantization step TQ 
is given by sT N . The edges of the time-quantized feedback pulse,  qp t , should be 
aligned to the edges of the delay cells outputs as shown in Fig. 2.8 b). Since the TDC 
directly drives the single-bit DAC, two relevant specifications are the signal-to-jitter 
ratio (SJR) of the feedback pulse and the maximum DNL of the TDC time-steps. Note 
that the ‗signal‘ in this case corresponds to the pulse-width while the ‗noise‘ corresponds 
to its jitter.  
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2.2.1 Signal-to-Jitter Ratio (SJR) 
Assuming a maximum input signal of  6dBFs 2pp FSV V  , where dBFs refers 
to the full scale input, and assuming that it is centered around 2FSV and the PWM 
conversion gain is
s FST V  then the maximum feedback-pulse-width, pqmax(t), will be 
given by 31
2 4
pps s
FS
VT T
V
 
  
 
 as shown in Fig. 2.8 b). Since the maximum pulse width 
corresponds to the peak-to-peak signal in the voltage domain, by analogy, its RMS value 
will be given by 3 31.
4 2 2 8 2
s sT T . Consequently, the signal-to-(pulse-width-jitter) ratio 
is given by: 
 
_
2
2
3 8 2
10log
j pw
sT
SJR

 
 
 
 
 
 
 
(2.5) 
where 
_j pw
 is the standard deviation of the pulse-width jitter of the feedback pulse 
integrated over the frequency band of interest. 
 
2.2.2  DNL of TDC’s Time Steps 
If perfect matching between the delay cells in Fig. 2.8 b) is assumed, the DNL 
should be zero. Due to inevitable mismatches, the delay of the different steps will 
change introducing nonlinearities in the time-quantized feedback pulse  qp t . Since the 
input voltage-sample ranges from 4FSV  to 3 4FSV  (assuming 2pp FSV V ), the pulse 
width will change from  min4, ,s qT p t to  max3 4, ,s qT p t  as shown in Fig. 2.8 b). The 
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delay cells that are excited by the reference clock during the time intervals 
   0, 8 , 7 8,s s sT T T  will seldom interact with the output pulse width (black delay cells 
on Fig. 2.8 b)). Hence, their mismatch does not affect the performance.  
Ref_CLK
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Fig. 2.8 TDC-based  ADC: a) Block diagram. b) Timing diagram and pq(t) generation. 
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On the other hand, the mismatch of the cells excited during the time interval 
 3 8, 5 8s sT T (gray cells on the timing diagram) will contribute equally to all the pulse 
widths so their contribution will be transformed as offset in the pulse width rather than a 
harmonic distortion. Consequently, the time mismatches that contribute to THD are 
those of the cells who are active during the time intervals of  8, 3 8s sT T  
and  5 8, 7 8s sT T (white cells on the timing diagram). Since the output pulse is 
symmetric and centered around 2sT  as shown in Fig. 2.6 b), in the following analysis a 
single side of the pulse-width will be considered then a 3 dB improvement in the THD 
will be included due to having the two sides at the output. Another observation is that the 
width of the time-quantized feedback pulse consists of the summation of the individual 
delays of the different delay cells where each delay cell represents one LSB. 
Consequently, the TDC can be considered as a time-mode thermometric DAC, where 
each delay cell corresponds to a time-mode 1-bit DAC. This observation will be useful 
when analyzing the harmonic distortion of the TDC.  
For simplicity of the harmonic distortion analysis, an M-level voltage-mode 
thermometric DAC consisting of M 1-bit DACs is considered then an analogy is 
performed to get the mismatch specification on the time-mode counterpart. Fig. 2.9 a) 
shows the output of an M-level (12-levels as an example) DAC for a one period of a 
digital sinusoidal signal of frequency sin with OSR of 15. Since the DAC architecture is 
a thermometric one, it can be represented as M 1-bit DACs followed by a summer as 
shown in Fig. 2.9 b). 
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Each square wave signal, the outputs of the 1-bit DACs, can be expanded in 
terms of its harmonics using Fourier series: 
     .( )
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Consequently, the M-level DAC output is given by the summation of the different 
square waves: 
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(2.7) 
 
where A represents the step height in voltage-mode DAC, k is the harmonic index and 
i represents the phases of the different 1-bit signals.  
To estimate the effect of the 1-bit DAC mismatches on the THD, a third-
harmonic-free and fifth-harmonic-free digital sinusoidal signal similar to the one shown 
in Fig. 2.9 a) is generated using the technique proposed in [21]. The condition to 
generate such input signal is 
 
If the above condition is satisfied, the third and fifth harmonics will vanish according to 
the equation of  DACx t derived above in (2.7). 
 
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i
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(2.8) 
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Fig. 2.9 M-Level feedback DAC:  
a) DAC output signal. b) Thermometric DAC architecture. 
 
 
 
Assuming amplitudes mismatches in the different 1-bit DACs, the M-level DAC 
output, given in the ideal case by (2.7), will be given by 
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Thus, its third and fifth harmonic are no longer zero. The harmonic distortion of  
 DACx t  becomes: 
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Assuming a Gaussian distribution for the amplitude mismatches iA  with standard 
deviation
iA
 , the distribution of kHD will also be Gaussian with zero mean and 
standard deviation 
kHD
 as it is a summation of Gaussian distributions. 
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For kHD B , then kHD should be 2B for a 95% yield ( 2 on Gaussian distribution 
covers 95% of the area under the curve). Thus, the standard deviation of the mismatch 
will be given by: 
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(2.13) 
 
 
 
 
Consequently, once the system level simulations of the  modulator is performed and 
the maximum distortion of the DAC, B, and the time-quantization step in the TDC, TQ 
which corresponds to A in voltage-mode DACs, are specified, both can be plugged in the 
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above equation to obtain the maximum tolerable mismatch between the different time-
steps which corresponds to the DNL of the TDC.  
 
2.3 System Level Design 
The design of a TDC for the time-mode based ADC requires system level 
simulations for the  modulator in order to extract the TDC specifications. System 
level simulations for the  modulator were performed targeting 10+ bits resolution 
over a bandwidth of 100kHz to 20MHz [20]. An OSR of 6.25 is used which corresponds 
to a sampling rate of 250MHz (sampling period Ts=4nsec). The signal-to-noise ratio of 
the TDC and its digital output buffer should be better than 72dB over the signal 
bandwidth. The TDC is required to have 50 quantization steps which correspond to a 
step size of 80ps. Since Ts is 4nsec, the standard deviation of the jitter of the time-
quantized feedback pulse width,
_j pw
 , must be kept less than 266fs for SJR >72dB 
according to equation (2.5). Finally, targeting 65dB THD assuming -3dBFs input implies 
a standard deviation of the delay of the different TDC steps of around 480fs according to 
equation (2.13) with +40fs variations depending on the choice of the harmonic-free 
digital input signal (the choice of i ). However, system level simulations of the  
modulator along with the TDC model indicate that the mismatch specifications can be 
relaxed to be around 800fs  for a -3dBFs input.  
The TDC in  modulator performs two main functions. First, it identifies the 
position of the rising and falling edges of the PWM signal with respect to the falling 
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edge of the PWM reference clock. Second, it emulates the multi-bit DAC operation by 
providing a time-quantized feedback pulse ( )qp t . Fig. 2.8 shows the timing diagram of a 
16-level TDC-based  modulator. The TDC delivers the code representing the position 
of the rising and falling edges of the PWM signal, 4 and 12 on the diagram, and provides 
a time-quantized feedback pulse pq(t) whose edges are aligned to the time-quantization 
steps as shown in Fig. 2.8 b). Some modifications are required for the TDC to generate 
the code with respect to the falling edge of the reference clock and to generate ( )qp t .  
Fig. 2.10 shows the block diagram of the output code generation part of the TDC. 
A 50-cell inverter-based delay line is employed whose first half captures the rising edge 
of the input pulse while the second half captures its falling counterpart. The input signal, 
p(t), is applied to the inputs of the flip flops while the falling edge of the clock is applied 
to the delay line. As the clock propagates through the digital delay line it triggers the flip 
flops sequentially in 80ps steps to capture the input pulse in a thermometric fashion. To 
maintain the symmetry of the design, p(t) is inverted before being applied to the flip 
flops of the second half of the TDC such that the second set of flip flops captures the 
rising edge of ( )p t . A thermometer-to-binary converter is used to encode the 
thermometric output before it is further processed. Since the timing-precision of the 
feedback pulse, pq(t), is critical, the feedback-pulse-generation block must fulfill very 
demanding specifications. First, the width of the feedback pulse must be multiple of the 
quantization step (80ps). Second, the delay of the feedback pulse should be minimized to 
have minimum effect on the excess loop delay of the  loop. Third, the delay must be 
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constant to avoid data-dependent delay which distorts the signal. Finally, the jitter of the 
feedback pulse should be minimized to fulfill the targeted SNR of the system since the 
jitter is reflected as noise in the ADC output spectrum.  
Since the flip flops in Fig. 2.10 are clocked through the delay elements, its 
outputs are aligned to the delay element outputs which are 80ps apart. The rising and 
falling edges of the feedback pulse can be generated by applying the OR operator on the 
first and second 25-outputs sets of the flip flops (C1 through C25 and C26 through C50 ) 
respectively. In this case the feedback pulse edges are aligned to the delay-element-
output edges with one flip flop and OR gate delay. To ensure uniform delay from all 
inputs, (C1 through C25 and C26 through C50), to the output of the OR gate, the wired-
NOR structure shown in Fig. 2.11 is used to generate the quantized signal pq(t).  
Many techniques can be used to implement 25-inputs OR operation in wired-
structure. The simplest one is to use a single NOR gate with 25 inputs as shown in Fig. 
2.12 a). Other techniques are to use 2-levels or 3-levels OR operation as shown in Fig. 
2.12 b) and c), respectively. The 2-level OR is implemented using NOR-NAND structure 
while the 3-level OR is implemented using NAND-NOR-NAND structures. Three factors 
should be considered when choosing the optimum OR implementation: delay, jitter and 
power consumption. For a fair comparison of these factors, all transistors are assumed to 
have the same current driving capability (charging/discharging currents are the same for 
all of them).  
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Fig. 2.10 Block diagram of the output code generation of the TDC (left side captures p(t) 
falling edge while the right side captures the rising edge). 
 
 
 
The delay of digital circuit is roughly estimated by (Vdd/I)Cload where I is the 
current driving capability of the transistor. Since the design in Fig. 2.12 b) consists of 
two levels and in Fig. 2.12 c) consists of three levels, the corresponding delays of the 
three designs are approximately estimated to be: 
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(2.14) 
where Cgd is the drain capacitance of the input and load transistors 
(assuming gd p gd nC C ) and Cgg is the gate capacitance of the next stage. It can be 
observed that td2 is always less than td3 and is less than td1 as long as Cgg<14Cgd. From the 
power consumption point of view, the second design consumes minimum power as it 
achieves the least time delay and I is the same for the three designs. 
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Fig. 2.11Uniform-delay wired-Nor architecture for the feedback pulse, pq(t) generation. 
 
 
 
For the jitter analysis we assume that all transistors approximately have equal 
voltage-noise with standard deviation n. The timing jitter is related to the voltage noise 
through the slew rate as follows:  
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(2.15) 
Since the jitter is proportional to the delay, it is proportional to the load capacitance as 
follows: 
1 2 326 , 2 * 6 , 3 * 4
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(2.16) 
From the above equations, it is clear that the jitter of the three designs depend on the 
ratio between gate-source capacitance and gate-drain capacitance. 
Since the aforementioned analyses are approximate, transistor level simulations 
were performed to confirm that the quantitative analysis matches the trend of 
simulations. Fig. 2.13 shows the relative delay, jitter and power consumption of the three 
designs versus transistor width. It is clear that the 2-level architecture provides the best 
performance.  
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Fig. 2.12 Block diagram of the different architectures for implementing 25 inputs OR 
gate of Fig. 6.  
a) 1-Level OR gate. b) 2-Levels OR gate. c) 3-Levels OR gate. 
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2.4 Transistor Level Implementation 
Fig. 2.14 shows the block diagram of the TDC with the feedback pulse generator. 
As shown in the figure, the TDC can be conceptually split into two main parts: one for 
the generation of output codes that correspond to the rising and falling edges of the input 
signals and a second part that generates the time-quantized rising and falling edges of the 
feedback pulse. The TDC block consists of six sub-blocks: delay cells (D), flip-flop (FF), 
2-levels OR gate, SR latch and reset unit (R). In addition, a phase detector (PD) is used 
to adjust the total delay of the line to be 4ns The main design specifications are the 
timing jitter of the feedback pulse width and the timing mismatches of the time-
quantized steps. In the following sections the implementation of the different blocks will 
be addressed such that the mismatch and jitter specifications are fulfilled. 
 
2.4.1 Delay Cell 
 The bottleneck of the TDC is its jitter and mismatch performance. The jitter 
includes the jitter of the delay line (50 delay cells), 2-level OR gate, SR latch, feedback 
buffer and supply noise. On the other hand, the mismatch of the different delay elements 
is mapped as a distortion in the output spectrum. 
As stated in section 2.3, 800fs of timing-mismatch/DNL of the delay cell and the 
OR gate is required to attain THD better than 65dB. This mismatch includes process 
variations, systematic design mismatch, periodic noise from the supply and metastability 
or data dependent delay. For critical sections, transistors‘ length is set as double the 
minimum length of the process to reduce the effect of PVT variations. Monte Carlo 
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simulations were used to provide a lower limit on the width such that the variation in the 
unit time-step is less than the targeted DNL. 
 
 
 
 
 
 
 
 
Fig. 2.13 Relative jitter of the different OR gate architectures versus transistor‘s width. 
 
 
 
Transistor‘s noise can be decreased by increasing the width of the transistor. By 
doubling the transistor width, a 3dB is gained in the noise as well as the timing-jitter. 
Unfortunately, the power consumption also doubles due to the increased capacitance in 
the circuit. In addition, SR does not improve significantly as both the driving capability 
of the transistor as well as the capacitive loading double. Moreover, increasing the power 
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consumption increases the supply noise and affects the timing precision of the 
neighboring circuits ending up with a degraded overall performance. 
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Fig. 2.14 Block diagram of the TDC with the feedback pulse generator (pq(t)). 
 
 
To overcome these drawbacks, innovative circuit techniques are employed to 
maintain the jitter within the required specifications. Assuming an N-inverters delay line 
and assuming uncorrelated noise sources, the total jitter of the line is given by: 
nvJ N
SR
  
(2.17) 
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By increasing the SR by a factor m the number of required inverters to produce the same 
total delay will roughly increase by the same factor leading to:  
1
*
n n n
new
v v v
J N J mN N
SR SR m SRm
 
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(2.18) 
 
 
 
 
As a rule of thumb, increasing the SR of the transitions by a factor m improves the jitter 
per unit delay by a factor m . For example, having 8 transitions within 80ps provides 
30% less jitter compared to having 4 transitions only. To increase the SR without 
doubling the width of the transistor, dynamic logic techniques are used. A dynamic-
logic-based delay-cell is shown in Fig. 2.15 a). The main advantage of dynamic logic is 
that the driver transistor drives one load transistor instead of two. Theoretically the slew 
rate is improved by a factor of two and the number of stages is doubled per unit delay 
compared to the static CMOS delay line. Although the number of stages doubled, the 
power consumption will slightly increase as the pre-charging/pre-discharging transistors 
are designed using minimum length. For example, if L=2Lmin is used for matching 
purposes in the static CMOS delay line, the same length can be used in the signal path in 
the dynamic-logic-based cell while the pre-charging/pre-discharging transistors are 
designed using Lmin. Thus, their width is also divided by two without losing their current 
driving capability. Consequently, the total capacitance of the delay line, as well as the 
power consumption, increases by 25% only per unit delay compared to the static CMOS 
delay line.   
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Fig. 2.15 Dynamic-logic-based delay cell (D) a) Transistor level implementation. b) 
Timing diagram. 
 
 
2.4.2 Flip Flop 
Fig. 2.16 a) shows the dynamic-logic implementation of the flip flop while Fig. 
2.16 b) and c) shows two timing diagrams in case of capturing/missing the data. The 
input signal,  p t , is normally low while the CLK is normally high. If the CLK falling 
edge leads  p t  as shown in Fig. 2.16 c) the output will not change. However, if the 
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rising edge of  p t  leads the falling edge of the CLK as shown in Fig. 2.16 b) the output 
node discharges and the flip flop captures the data. Static inverters, I1 and I2, are 
designed to be unbalanced such that the transition of the output, Q, from low to high is 
enhanced.  
Since the timing-precision of the feedback pulse is required to be better than 
0.8ps, the metastability of the flip flop should be within that limit which is impractical. 
To overcome this problem, the output of the flip flop, that is triggered by CLKn,  is gated 
by another clock, 2nCLK  ,  to leave time for the flip flop output to settle as shown in Fig. 
2.14. In this case the flip flop output edges are still aligned to the outputs of the delay 
elements but the feedback pulse will be delayed by two time steps, 160ps, which adds to 
the total excess loop delay. To minimize the additional loop delay due to the AND stage, 
the AND gate is embedded in the two-levels OR gate.  
 
2.4.3 2-Levels OR Gate 
 The two-levels OR gate is implemented using a modified NOR-NAND structure 
to include the AND operation that gates the flip flop outputs as shown in Fig. 2.17. 
Dynamic logic ensures uniform and minimum delay for the different inputs. Transistor 
M1 acts as an AND gate while M2 is driven by the flip flop output. Five of such branches 
are connected in parallel to implement the 5-input NOR gate. The second level NAND 
gate is implemented using five PMOS transistors in parallel to ensure uniform delay.  
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Fig. 2.16 Dynamic-logic-based flip flop (FF).  
a) Transistor level implementation. b) Timing diagram when the input is captured.           
c) Timing diagram when the input is missed. 
 
 
 
 Since the delay of the FF depends on the time difference between the rising edge 
of the FF input and the falling edge of the clock, under certain conditions the FF output 
will change from low to high while setting in more than 160ps leading to a data 
dependent delay at the output of the OR gate. Simulation results indicate that such 
condition happens when the time difference between the FF input and the clock edge is 
within 40fs. Consequently, the SNR due to metastability, assuming a maximum input 
signal of -5dBFs is given by: 
dB
fs
ns
SNR 865
40*22
4
log20 







  
(2.19) 
where 4ns is the full scale of the TDC. 
 MonteCarlo simulations were used to provide the minimum limit on the 
transistor sizes such that DNL specifications are fulfilled. Simulations indicate that the 
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variations in the time step due to transistor mismatch in the different paths including the 
delay cell are around 0.78ps which fulfills the DNL specifications.  A 1.2V supply was 
used in the design of the circuit.  
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Fig. 2.17 Dynamic-logic-based OR gate. 
 
 
 
2.4.4 SR Latch 
 SR latch provides the feedback pulse of the ADC. Fig. 2.18 shows the block 
diagram of the circuit. The set input is driven by the OR gate of the first half of the TDC 
which detects the rising edge of the input signal while the reset input is driven by the OR 
gate of the second half that detects the falling edge. An edge detector detects the 
set/reset signals and generates a 150ps pulse that charges/discharges the high impedance 
output node to generate the feedback pulse. The output node is buffered using a static 
CMOS inverter to eliminate the leakage effect of the high impedance node.  
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2.4.5 Reset Unit 
The reset cell provides the reset signals to the dynamic-logic circuits. The TDC is 
split into two halves, one that handles the rising edge of the input pulse and one that 
handles its falling counterpart. Employing the fact that the two halves do not operate at 
the same time, the reset signal can be applied to the second half while the first half is 
handling the rising edge and vice versa as shown in Fig. 2.19. To prevent large 
instantaneous supply currents, the reset signal is applied sequentially to the 25 cells of 
each branch incorporating a static minimum-size delay-line as shown in Fig. 2.14.  
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Fig. 2.18 SR latch for the feedback pulse generation. 
 
 
 
 
2.4.6 Calibration Circuit 
 Since the TDC is a time-mode circuit, it requires calibration in order to ensure 
that the total delay of the delay line is 4ns regardless of PVT variations. The delay is 
controlled through a voltage regulator that adjusts the supply voltage of the delay line. 
Fig. 2.20 shows the block diagram of the phase detector that detects the phase difference 
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between the input and output clocks of the TDC. The input and the output clocks of the 
delay line are passed through two flip flops in order to ensure a 50% duty cycle then 
three NAND gates are used to implement XOR function. The outputs of the first two 
NAND gates indicate either the output clock is leading or lagging the input clock. The 
output of the XOR gate is used to discharge a high impedance node, Q, forcing it to 
toggle as long as the delay is not calibrated. The output is then divided by two in order to 
have a 50% duty cycle if the delay of the line is not 4ns.  Simulations indicate that the 
accuracy of calibration is +30ps which means that the gain error of each conversion level 
is less than +600fs. 
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Fig. 2.19 Block diagram of the reset architecture of the TDC. 
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Fig. 2.20 Block diagram of the phase detector. 
 
 
 
2.5 Jitter and Data Dependent Delay  
 The clock and delay line jitter are mapped as noise floor in the ADC output 
spectrum and are required to be limited to 266fs as stated in section 2.3. The worst case 
jitter happens with a full scale input signal. In this case the rising edge is captured by the 
first stages of the TDC while the falling edge is captured by the very last stages. 
Consequently, the jitter of the 50 cells of the delay line affects the pulse width. On the 
other hand, the jitter of the OR gate, SR latch and the output buffer will affect both rising 
and falling edges. Simulation results indicate that the integrated jitter of the 50-cell delay 
line is around 160fs while the OR gate, SR latch and feedback buffer contribute with 
90fs. Hence, the worst case RMS jitter is given by: 
   
2 2
22
_ _ _2 * 160 90 2 205Delay linetot OR SR bufJ J fsJ      
(2.20) 
 
 
 
 
This timing jitter meets the system specs and leaves a margin for supply-induced jitter 
and noise injected from the substrate. 
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 The second major issue in time-mode analog systems is the data-dependent delay, 
which is a variation in the time-quantized feedback pulse-width depending on the timing 
of the input signal. One cause of this phenomenon is the flip flop metastability. Another 
source of data-dependent delay is due to the use of dynamic logic gates. Feed-through 
from nearby switching circuits affect the high impedance nodes causing its output 
voltage to change. To overcome such problem, it is required to use static CMOS circuits 
to buffer the critical high impedance nodes. One example of this problem occurs when 
the flip flop outputs toggle and the switching feeds through to the high impedance nodes 
of the delay elements as shown in Fig. 2.21. When the flip flop output changes from low 
to high, the signal passes through the gate-source capacitance of M2 of the OR gate then 
through the drain-gate capacitance of M1. Since the gate of M1 is a high impedance node, 
the voltage on the capacitance connected to this node changes its switching time by tcell 
when the clock reaches this stage in the delay line. Consequently, if the rising edge of 
the input data happens at code Cdata, the delay of the next (25-Cdata) delay cells will 
change by:  
ttotal=(25-Cdata).t (2.21) 
Consequently, the feedback pulse width will change by the same value. Since the timing-
error,ttotal, is a function of Cdata, it will result in a data dependent error in the feedback 
pulse ending with a harmonic distortion of the signal. To overcome this problem, a static 
CMOS inverter is inserted between the delay cell and the OR gate to isolate the high 
impedance node of the delay element from the feed-through of the flip flop transition. 
The additional inversion added by the inverter is compensated in the delay line.  
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The high impedance node at the output node of the first level of the OR gate also 
induces data-dependent delay. The voltage at the output node should be Vdd before 
discharging the node for all the inputs to ensure uniform delay. Due to the feed-through 
of the gate-drain capacitance, the output voltage changes by V when the flip flop output, 
which drives the upper transistor of the OR gate, changes from low to high. Depending 
on the number of flip flops that catch the input data, the output voltage changes at least 
by V and at most by 5V before discharging. This change induces unequal delay for 
the different inputs of the OR gate leading to harmonic distortion in the time-quantized 
feedback pulse. To prevent such effect, the flip flop outputs are gated using a static 
CMOS AND gate which is controlled by the delay line and spaced in time by one 
quantization step (80ps) as shown in Fig. 2.22. Consequently, the flip flop outputs are 
applied sequentially to the OR gate instead of being applied at the same time. Assume 
that flip flop number 3 is the first flip flop to catch the input signal, then the outputs of 
the first two flip flops will not toggle. When the third flip flop toggles the output voltage 
drops by V and the clock of that branch will turn on before the output of flip flop 
number four affects the OR gate output. Consequently, the output node of the OR gate 
always drops by one V before discharging leading to a uniform delay for the different 
inputs. 
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Fig. 2.21 Effect of flip flop transition on the delay of the delay elements. 
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Fig. 2.22 Effect of flip flop transition on OR gate response. 
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2.6 Layout Considerations and Experimental Results 
The TDC is implemented in TI 65nm CMOS technology with a sound layout that 
matches the interconnects and the boundary conditions for the different signals. In 
addition, N-well guard rings are used to reduce the effect of substrate noise. Since recent 
research shows that asymmetric metal filling on different transistors can cause 
mismatches up to 30% [22]-[23], metal filling is performed manually such that each cell 
and each signal see the same pattern of metal coverage. Fig. 2.23 shows the layout of the 
TDC while Fig. 2.24 shows the chip micrograph. The TDC occupies 0.006mm2 with a 
gate count higher than 2.5K.  
A low jitter 500MHz clock is generated using an on-board oscillator. In addition, 
a 4MHz sinusoidal signal of THD<-75dB is generated with the help of a high-Q passive 
LC filter to filter out the harmonics and the noise of the signal generator. The ADC 
output is captured using Agilent 16950B logic analyzer. Fig. 2.25 shows the test setup of 
the ADC.  
The output spectrum for a -6dBFs input signal is shown in Fig. 2.26. The THD of 
the signal is -66dB and the  SNDR is 60dB which corresponds to an effective number of 
bits, ENOB, of 9.67. This THD is the upper limit of the harmonic distortion of the TDC 
as the THD includes the effect of the HD of the filter and the PWM generator. 
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Fig. 2.23 Layout of the TDC. 
 
 
 
 
 
 
 
 
 
 
 
Fig. 2.24 Chip micrograph. 
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Fig. 2.25 Test setup for the measurement of the ADC. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Fig. 2.26 Output spectrum for a -6dB input signal. 
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Fig. 2.27 shows the measured SNR and SNDR of the  modulator versus the 
input signal level for 20MHz bandwidth. The measured THD corresponds to a DNL 
better than 0.8ps including mismatch and systematic power supply noise. In addition, the 
dynamic range, defined as the range of SNR>0dB, is higher than 68dB since the noise 
floor is dominated by the other blocks of the ADC. Fig. 2.28 shows the different 
harmonic distortions, HDk, versus the input level. It is clear that the significant increase 
of the THD is mainly due to HD2 and HD3. Since the trend of HD2 and HD3 is 
monotonic, it is expected to be contributed from the filter whose linearity degrades with 
the increase of the input level. On the other hand, HD4 and HD5 are non-monotonic 
indicating that they are generated from the TDC (which operates as the quantizer and the 
DAC). Since HD4 and HD5 are consistently below -66dBc we conclude that the 
distortion performance is not limited by TDC. 
The TDC consumes 4.2mA from 1.33V supply with conversion rate of 250MHz 
and provides an ENOB of 5.64bits at the output and 9.67bits at the feedback node. For 
the power-consumption figure-of-merit given by: 
FOMP=P/fconv2
ENOB
 (2.22) 
The modulator and the feedback pulse shaper achieve 450fJ/conv-step and 
27.8fJ/conv-step, respectively. For the area figure of merit defined as: 
FOMA=A/fconv2
ENOB
 (2.23) 
The modulator output and the feedback PWM shaper efficiencies are 
0.505nm2/conv-step and 0.0309nm2/conv-step, respectively. Table 2.2 compares the 
measurement results with the state-of-the-art TDCs. It is observed that the proposed 
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TDC incorporated in the  loop outperforms the existing state-of-the-art TDCs in DNL, 
event rate along with FOMA and FOMP. However, the proposed TDC is designed to be 
incorporated in a time-mode based ADC. Thus, it cannot be used in open loop 
architectures. 
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Fig. 2.27 SNR and SNDR of the ADC versus the input amplitude. 
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Fig. 2.28 HDk and the THD of the ADC versus the input amplitude. 
 
 
 
Table 2.2 TDC measurement results compared with the state of the art TDCs. 
 [24] [25]-[26]  [27] [28] This work 
Topology Coarse-fine 
4x 
interpolation 
Pulse-
shrinking 
Cyclic 
SAR Inverter-chain 
Technology 90nm 90nm - 0.35m 65nm 
ENOB 9 bits 7 bits 11 bits 13 9.67@ feedback  
LSB 1.25ps 4.7ps 50ps-1ns 1.22ps 80ps 
Input range 640ps 601ps >100ns 327s* 4nsec 
Event rate 
(MHz) 66 180 1 5 250 
DNL 1ps 2.82ps 0.5LSB ~1.2ps Better than 
0.8ps  
Supply voltage 1V 1.2V - 3.3V 1.33V 
Power 
consumption 
3mW 
@ 
10MHz 
3.6mW 
10mW 
@ 
100kHz 
33mW 5.66mW @ 250MHz 
Area (mm2) 0.6000 0.0200 - 4.4500 0.0063 
FOMA  
(nm2/conv-step) 17.755 0.868 - 108.64 
0.505@ output 
0.0309@ 
feedback 
FOMP 
 (fj/conve-step) 
88 156.25 49407 805.66 
450@ output 
27.8@ 
feedback 
* Input range depends on the jitter of an external clock. 
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2.7 Summary 
The first TDC in 65nm technology is proposed. The TDC is capable of providing 
sub-ps DNL (better than 800fs) while employing simple inverter-chain without 
calibration which is considered the best in literature. Combining  architecture and the 
dynamic logic implementation, an event rate of 250MHz was achieved. Measurement 
results show that timing-precision of sub-ps in 65nm technology is possible without 
calibration. Migrating to new technology is expected to improve the jitter and to provide 
more timing precision that allows higher dynamic range. The TDC shows competitive 
area and power consumption that makes it suitable for mobile devices for long battery 
life and cost as well. 
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CHAPTER III 
A LOW THD, LOW POWER, HIGH OUTPUT-SWING TIME-MODE-BASED 
OSCILLATOR VIA DIGITAL HARMONIC-CANCELLATION TECHNIQUE*  
 
3.1 Introduction 
High linearity (pure) sine wave oscillators play important role in many 
applications like built-in-self-testing (BIST) and ADC characterization [29-32]. On-chip 
spectrum analyzers in BIST require a low total-harmonic-distortion (THD) signal to test 
the systems on chip [33-35]. On the other hand characterizing the distortion of a 10 bit 
ADC requires a sine wave with THD < -68dB [36, 37] which is hard to achieve in a fully 
integrated system with low power, small area and large output swing. Moreover, the 
increased device nonlinearity and the reduced voltage headroom associated with 
technology scaling makes it harder to attain the same performance with the same power 
consumption in newer technologies. All these challenges raise the need for a new 
technique that is low power, compatible with nanometric technologies and has 
competitive harmonic distortion.  
 
 
 
 
*Reprinted, with permission, from M. Elsayed, and E. Sánchez-Sinencio, ―A Low THD, 
Low Power, High Output-Swing Time-Mode-Based Tunable Oscillator Via Digital 
Harmonic-Cancellation Technique” IEEE J. Solid-State Circuits, vol. 45, no. 5, 
pp.1061-1071, May 2010.  © 2010 IEEE. 
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3.2 Background of Low THD Oscillators 
The basic idea of low THD BPF-based oscillators is to incorporate a band pass 
filter (BPF) along with a limiter, comparator, in a positive feedback loop [38-39]. The 
oscillation frequency is set by the center frequency of the filter while the amplitude is set 
by the limiter.  
Assuming an infinite gain comparator, the THD is directly proportional to the 
quality factor of the loop filter. Fig. 3.1 shows the THD of the oscillator versus the 
quality factor of a 2nd order low-pass filter whose transfer function is given by: 
  2
2
1
1
1
o o
H s
s s
Q  

 
 
Consequently, the HDk of its output for a square wave input is given by: 
 
2
2 2 2
1
1
kHD
k k Q k

 
 
Achieving a linearity better than 62dB requires very high-Q filter (Q>70).  
Implementing such high-Q filter requires large Op-amp gain-bandwidth product as well 
as a large spread of the capacitor values and will end up with larger silicon area [40].  
One way to improve the performance of the oscillator without using high-Q filter 
is to employ a multi-level comparator in the feedback path instead of the conventional-
two-level one [41] as shown in Fig. 3.2 b). The key idea behind this technique is that the 
amplitudes of the harmonics at the comparator output are function of the clamping levels 
and the threshold of the comparator. Consequently, an optimum set of clamping levels 
and thresholds can be chosen such that the THD is improved. However, this approach 
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suffers from its sensitivity to process variations. The ratio between clamping levels 
should be 2:1 which is hard to implement accurately on silicon. Implementing such 
ratio using capacitors limits the THD to -55dB assuming a 1% capacitor matching [42].   
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Fig. 3.1 THD of the oscillator versus the quality factor of a second order filter. 
 
 
 
 
 
 
 
Fig. 3.2 Block diagram of 
(a) Conventional BPF-based oscillator. (b) Multilevel-comparator-based oscillator. 
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Vo 
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One common problem in all previously mentioned techniques is the BPF 
linearity, output swing and power consumption trade off. Targeting small THD along 
with high output swing ends up with a power-hungry filter. Moreover, the problem 
increases while migrating from old technology to newer one. The lower supply voltage, 
the higher noise level and the increased device-nonlinearities associated with newer 
technologies require more power to be pumped in the filter to achieve the same 
performance that can be easily obtained in the older technology.  
One technique that avoided the use of BPF is presented in [34]. A sigma-delta 
loop is used to generate the required tone and the loop suppresses the harmonics by 
pushing it out-of-band using a concept similar to noise shaping in ADCs. Fig. 3.3 shows 
the block diagram of the system. A digital LPF is used in the loop to overcome the 
nonlinearity effects introduced by its analog counterpart. Although such technique 
eliminates the need for the analog BPF, it still suffers huge power consumption, 36.5mW 
at 40MHz, and large area overhead due to the use of a RAM.  
 
3.3 Harmonic Cancellation Technique 
 Harmonic cancellation is one of the linearization techniques that has been used 
for decades. It is in use since the invention of differential amplifiers and differential 
signaling in which two signals of 180o phase shift are subtracted to suppress the even 
harmonics [39]. Further work has been done in this area in push-push and triple-push 
oscillators in which the fundamental frequency of the signal is cancelled to double/triple 
the oscillating frequency [43-44]. Harmonic cancellation was also used to suppress the 
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third harmonic of a square wave signal to improve the THD of sinusoidal oscillators 
[45].  
 
 
 
 
Fig. 3.3 Block diagram of the system. 
 
 
 
 
 The main drawback of the previous harmonic cancellation techniques is their 
focus on cancelling one harmonic only at a time without being able to suppress the 
different harmonics simultaneously. In this section a theory is established in order to be 
able to manipulate different harmonics of periodic signals at the same time. Contrary to 
the previous work, the theory is not limited to single tone periodic signals like an 
oscillator but can be extended to be applied to any periodic signal of any spectrum. For 
the simplicity of the analysis, the square wave signal was used as a case study while 
deriving the theory. 
 Fig. 3.4 shows the block diagram of the proposed technique along with the level 
of the harmonics associated with each node. The input to the system is a high 
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frequency,
oNf , square wave signal provided through an on-chip ring oscillator. The 
harmonic cancellation block manipulates the input signal and generates an output signal 
at the required frequency of oscillation, fo, with significantly-suppressed low-frequency 
harmonics. The high frequency harmonics are later suppressed using a passive RC filter 
ending up with a low THD sinusoidal signal at the output. One point to note here is that 
the high frequency clock can be provided off-chip in order to operate at different 
frequencies. In addition, quality of the high frequency clock, amplitude and frequency, 
will affect the noise floor of the circuit without affecting the harmonic cancellation.  
 
3.3.1 Harmonic Cancellation Theory 
The key idea of harmonic cancellation is to introduce new degree of freedom in 
the system to separately control the levels of the different harmonics of the signal. One 
way to introduce such degree of freedom is to add square wave signals of the same 
frequency but of different time-shifts. The symmetric square wave signal consists of 
infinite number of harmonics whose amplitudes can be obtained through Fourier series 
expansion: 
   
1,3,5...
4 1
cos osq
k
x t k t
k




   (3.1) 
where k is the harmonic index, o  is the fundamental frequency of the signal and a 50% 
duty cycle is assumed.  
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Fig. 3.4 Block diagram of the proposed harmonic-cancellation-based oscillator. 
 
 
If a time-shifted version of the signal is assumed, the coefficients of the odd and 
the even parts of the harmonics will be function of the time shift as shown below 
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where o t    is the phase shift of the fundamental component of the signal. 
In order to maintain the symmetry of the signal around the origin, two signals of 
opposite time shifts, ( tt  & ), are added.  
Consequently, by adding n signals of time shifts 1.... nt t   along with their negative 
counterparts,    
1
n
i isq sq
i
x t t x t t

    
  , each harmonic will be multiplied by a 
coefficient given by: 
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By choosing i  such that the coefficients are very small the harmonics will be 
significantly suppressed. For example, adding three signals of phases 20,
9
 
 
 
 
eliminates the third harmonic of the output signal. If four signals of phases 2 7,
15 15
 
  
 
 
 
are added, the third and fifth harmonics of the signal will vanish as shown in (3.5) 
The fundamental component of the output will be scaled by the coefficient given 
by (3.4), where k=1, and will be slightly attenuated by the LPF. The main advantage of 
this technique is its elimination of the low frequency harmonics without using analog 
active filter. Consequently, the use of BPF can be avoided and simple passive, inherently 
linear, RC-LPF can be used to eliminate the high frequency harmonics. As a result, 
significant amount of the power will be saved and the output swing is not limited by the 
linearity of the analog filter anymore. Moreover, the theory implies that the harmonics of 
any periodic signal x(t) of any shape, does not have to be square wave signal, can be 
eliminated as long as time-shifted versions of the signal are available. Consequently, a 
harmonic-truncated square wave can be used instead of using a sharp transition square 
    1
1 2
2 cos if 0 or 1 2 cos if 0,
n n
i i i i o i
i i
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wave as it consumes less power. In addition, the technique still works for any periodic 
signal like saw-tooth or triangular wave. 
3.3.2 System Level Design 
 To attain a very low THD, the ratio between the power of the fundamental 
component of the signal to the power of the harmonics should be maximized. This ratio 
is composed of three different parts. The first part is the natural difference between the 
harmonics‘ power and the fundamental power of square wave signal as given by (3.1). 
The second and third contributors are the harmonic cancellation block and the passive 
LPF. Consequently, by setting a targeted THD and assuming certain transfer function for 
the filter, 3rd order in the proposed prototype, the required cancellation from the 
harmonic cancellation block can be calculated. Fig. 3.5 shows the contribution of the 
three attenuation components and their summation, the fourth bar, at the output of the 
proposed oscillator for each harmonic.  
The harmonic cancellation block plays an important role in suppressing the near 
harmonics, contributes 75% of the 3rd harmonic attenuation, while the linear filter 
suppresses the far ones, by contributing 88% of the 11th harmonic rejection. A THD 
better than -70dB is targeted in the calculations.  
Fig. 3.6 shows the block diagram of the digital circuit that generates the required 
time-shifted signals for harmonic cancellation. A digital divider is used to divide the 
high frequency square wave, Nfosc, to obtain an output frequency of fosc. The divider 
consists of a counter and control logic that is used to reset the counter every N clock 
cycles. The output bits are fed to digital logic circuits that are used to generate square 
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wave signals with the required time-shifts. The time shifts is a multiple of the period of 
the master clock due to the digital nature of the block. 
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Fig. 3.5 Harmonics attenuation contributed by the different attenuation components of 
the oscillator system (Relative to the fundamental). 
 
 
 
 
 
 
 
Fig. 3.6 Block diagram of the harmonic cancellation block. 
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The performance of the harmonic cancellation block depends on two design 
variables. The division ratio between the counter clock frequency and the output 
sinusoidal frequency, _master clock
o
f
N
f
 , and the number of added shifted-signals, n, and 
their time-shift values, it . Since there are N possible-shift-steps within one period of 
the output signal and n signals to be added, the search space contains nN  points. Small 
values for N and n are chosen at the beginning then a search for a point in the space that 
satisfies the THD requirements is conducted. If no point is found, N and n are increased 
to increase the number of points in the search space and, as a consequence, increase the 
probability of finding a point that satisfies the THD. Either N or n or both can be 
increased to augment the number of points in the search space; however there is a trade 
off between them. As N increases the frequency of the master clock increases. 
Consequently, the power consumption of the system increases. On the other hand, 
increasing n increases the complexity and the layout area. Fig. 3.7 shows flowchart of 
the design procedure and the algorithm used to get N, n  and the phases 1... n  . The 
algorithm scans the space ( nN  points) to find the optimum point that provides the lowest 
THD. In the current design the output frequency is chosen to be 10MHz. Division ratio, 
N, of 116 and time shifts of 2, 7, 12, 19 steps were found to provide the best near-
harmonic suppression. Selecting N=2n may facilitate the design but no time shifts were 
found to provide competitive THD.  Employing a third-order passive RC-LPF ensures a 
THD better than -70dB.  
  
66 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Fig. 3.7 Flow chart of the design procedure and the search algorithm for finding the 
appropriate time shifts. 
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Although the power consumed to generate the master clock increases as the 
master-clock-frequency increases, it is still less than the power needed for implementing 
linear-active BPF in deep submicron technologies in the BPF-based oscillators. In 
addition, the power consumed in smaller technologies will be less as both supply voltage 
and node capacitances decrease. The power in digital circuits is proportional to 2ddCV  
 
3.4 Circuit Implementation 
One of the main advantages in the proposed system is its digital-friendly nature 
which makes it robust to process variations and allow easy migration to smaller 
technologies. Fig. 3.8 shows a detailed block diagram of the system.  
 
 
 
 
 
Fig. 3.8 Detailed block diagram of the oscillator. 
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A static CMOS inverter-based ring oscillator is used to generate the master clock 
running at Nfo, which is N times the output frequency. The high-frequency clock triggers 
a counter that divides the clock frequency by N and generates output bits to cover the 
range from 0 to N. The output bits are then fed to digital control circuit pairs, digital time 
shifter pairs, to generate the rising and falling edges of the shifted signals at the specified 
time instants. The outputs of each pair drives an S-R flip flop whose output is the shifted 
signal. In order to eliminate the effect of the non-uniform delay of the different paths, a 
transmission gate is used to align all the signals to the falling edge of the master clock. 
To avoid metastability problems, the counter and the FF are both designed to operate on 
the positive edge of the clock. Consequently, the delay of the counter, the control circuit 
and the setup-time of the FF can be as long as one complete clock cycle without 
affecting the performance of the system. In addition, as the transmission gates are 
activated by the negative edge of the clock, the FF will have half clock cycle to settle. 
The digital signals are added using passive components, resistors, then the output 
signal is fed to a third order passive-RC LPF to filter out the high frequency harmonics. 
As the output node of the transmission gate will be floating for half the period, a CMOS 
inverter is inserted to keep this node high impedance node and to drive the summing 
resistors. Other alternatives for summing the different signals include active summing, 
using active elements to sum the signals, and capacitors. Using active elements will limit 
the swing of the output signal as the summing circuit itself will have to meet the THD 
spec of the system which will be very hard to achieve while maintaining large output 
swing.  The point that favors the resistors over the capacitors, as both are inherently 
  
69 
linear, is the power consumption. Ensuring good matching in the summing network 
implies the use of larger caps which implies more current, and power, to charge and 
discharge it. On the other hand, resistor matching depends mainly on the resistor area 
which is independent of the resistance value as the same area can be used while 
interchanging the width and the length of the resistor to get different resistor value 
without affecting the layout area. 
As the transmission gate aligns the signals to the master clock, the parts that 
should be considered carefully in the layout are the transmission gates itself, the 
inverters, the summing resistors and the clock distribution. Interdigitized and common 
centroid techniques were incorporated in the layout of the resistors in order to ensure 
good matching. As there are 2n  resistors to be matched, n  for  and n for -, a 2n  
by 2n  array of resistors is used to have an interdigitized and common centroid layout as 
shown in Fig. 3.9. In addition, H-tree-routing-technique was used in the clock 
distribution to prevent relative clock skews between the different branches [46]. 
Similarly, another H-tree is used to construct the summing node on the other side of the 
resistor array before feeding the LPF.  
The LPF is a third-order passive-RC filter whose component values are chosen 
such that the harmonic rejection is maximized. An important point to add is that having 
large rise or fall times for the digital square waves will not affect the THD of the 
oscillator as long as the rise times are identical for the different added signals and the fall 
times are also identical. This fact is implied in the harmonic-cancellation theory derived 
above in which the signal x(t) is not restricted to be ideal-transitions square wave.  
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One source of systematic mismatch that affects the performance is the mismatch 
between the falling and rising edges of the inverter output and the on-resistance 
mismatch between the NMOS and the PMOS transistors. Such mismatch will affect the 
duty cycle of the signal and will end up with even harmonics at the output. One way to 
overcome this problem is to properly size the transistors to match the falling and rising 
times as possible.  
 
 
 
 
 
 
 
 
Fig. 3.9 Clock routing and resistor-summer layout diagram. 
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Another solution is to have a pseudo differential version of the circuit.  In other 
words, have another copy of the circuit and interchange the S and R inputs of the S-R 
flip flop. In this case if one inverter is switching high its counter part will be switching 
low. Consequently, the differential output will see both the rising and falling effects of 
the inverter at the two edges of the signal leading to a perfect 50% duty cycle. A 
drawback of this approach is the doubled area and the increased power consumption. 
The proposed prototype was found to consume 21% more power in the differential mode 
compared to the single ended version. In the proposed design pseudo differential 
solution is used so two sets of eight resistors each are used along with two low pass 
filters. Simulations indicate that a standard deviation of the resistor mismatch up to 1% 
and time-shift mismatch as large as 60ps, 6.96% of the period, can be tolerated in the 
design while attaining basically the same THD. A quantitative analysis for the effect of 
mismatch on the performance of the system is presented in the next section.   
 
3.5 Performance Limitations 
As the performance depends mainly on timing precision, the THD will depend on 
timing mismatch of the added signals. There are three different types of errors that affect 
the square wave signal as shown in Fig. 3.10.  
The first one is the time-shift error which affects both rising and falling edges of 
the signal. The main contributor to this error is the mismatch between the different 
transmission gates and between the different inverters. The second type of errors is the 
duty cycle error which is introduced by the mismatch between the NMOS and PMOS 
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driving capabilities of the inverter driving the summing resistors. The effect of this error 
will appear only in the single ended version of the circuit. The last type of errors is the 
amplitude error which is introduced by summing-resistors mismatch and the 
PMOS/NMOS on-resistance mismatch. Resistor mismatch can be mapped as adding 
signals of different amplitudes using ideal summer.  
 
 
 
 
 
 
Fig. 3.10 Different types of the added signal errors.  
 
 
 
In the following subsections the effect of the amplitude and phase errors will be 
analyzed together followed by analysis of the sources of even harmonic distortion. In the 
analysis the focus will be on the second and third harmonics as they are the most 
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Input referred amplitude error 
(Resistor mismatch) 
Time-shift error  
(Phase error) 
Duty cycle error 
(NMOS & PMOS mismatch) 
Ideal waveform 
A 
 
D 
 
  
73 
3.5.1 Amplitude and Phase Error Analysis 
Assuming an amplitude error of A and phase error of  , the output signal, y(t), 
is given by: 
Since the first term already satisfies the targeted THD while the second term is 
negligible compared to the third and fourth terms, the equation can be simplified to: 
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Consequently, the amplitude of the third harmonic is given by: 
while the amplitude of the fundamental component is given by: 
Consequently HD3 gain of the harmonic cancellation block is given by: 
      
   
   
2
1
2
1
cos
cos sin
cos sin
n
i o i i
i
n
o i i i o i
i i o i i o i
y t A A k t k
A k t k k A k t k
A k t k Ak k t k
  
    
    


     
     
  
      


 
(3.6) 
     
   
2
1
cos sin
cos sin
n
i o i i o i
i
o o
y t A k t k Ak k t k
A k t X A k t Y
    
 

       
 

 
(3.7) 
   2 2
3
. 3rd
k
Amp harmonic A X Y

   (3.8) 
     
2 2
1 1
cos cos cos ,
n n
o i o i i i n
i i
A t t A where      
 
      (3.9) 
  
74 
Fig. 3.11 a) shows 3D plot of the effect of both amplitude and phase mismatches 
on the HD3 gain while Fig. 3.11 b) shows contour plot indicating constant HD3 gains of -
60dB to -45dB in 5dB steps.   
 
 
 
 
Fig. 3.11 Effect of timing and amplitude mismatches on HD3 suppression. 
a) 3D plot. b) HD3 Contour plot. 
 
 
 
Phase mismatch is mapped to timing mismatch in the figure. To achieve an 
output HD3 of -70dB, HD3 gain of the harmonic cancellation block should be less than 
the -45dB level as shown in Fig. 3.5. It can be concluded from the figure that if the 
standard deviation, t  , of the timing mismatch of the transmission gate and the inverter 
is kept below 60ps, which is easy to attain in UDSM technologies, the standard deviation 
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of the amplitude mismatch, 
A , can be as high as 1% while attaining an output THD of  
-70dB or better.  
 
3.5.2 Even Harmonic Distortion Analyses 
There are two different effects for the mismatch between the NMOS and PMOS 
transistors of the CMOS inverters driving the summing resistors. The first effect is the 
difference in the rising and falling times which introduces duty cycle error. The second 
effect is the difference between the on-resistance of the PMOS and NMOS transistors 
leading to systematic amplitude errors. The two effects will be addressed separately. 
In order to address the duty cycle error, the signal is decomposed into two parts. 
The first part is the ideal signal while the second part is the D part shown in Fig. 3.10. 
The duty cycle distortion effect will clearly appear in the second harmonic. Using 
Fourier series, the mismatch, D , can be expanded into its harmonics as follows  
Adding the different signals: 
As for each signal starting at time toi there is a corresponding one starting at –toi, then 
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Consequently, the second harmonic distortion is given by: 
where T is the period of the output signal. Note that the passive-third-order LPF will 
improve the distortion by about 9.5 dB. 
The second source of even harmonic distortion is the systematic mismatch in the 
output amplitudes resulted from the difference in the on-resistances of the CMOS 
inverter-transistors. Fig. 3.12 shows schematic diagram of the circuit including the on-
resistance mismatch 
Assuming a total number of input signals 2n and part of them, nh, is connected 
to Vdd through PMOS transistors while the rest are connected to ground through NMOS 
ones. The output voltage in such case is given by: 
where R is the summing resistor, Rp and Rn are the on-resistances of the PMOS and 
NMOS transistors respectively. 
In order to simplify the analysis and make use of the symmetry, the axis will be 
shifter by 2  as shown in Fig. 3.13. Consequently, the phases of the waveforms relative 
to the new reference will be given by  5.0 ii . The Fourier coefficients of the 
output signal is given by: 
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Fig. 3.12 PMOS/NMOS on-resistance switches mismatch. 
 
 
 
Since the output is symmetric around the new reference, the output amplitude is 
the same for the time intervals given by 1[ , ]i i
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Fourier coefficients can be written as: 
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Consequently, the second harmonic distortion is given by: 
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where  5.0 ii and )1(_ iioutV is the output amplitude, given by (3.15), through the 
time interval 1,i i
o o
 
 

 
 
 
. 
 
 
 
 
 
 
Fig. 3.13 Axis change from  to .  
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Fig. 3.14 shows the second harmonic distortion, in dB, versus the ratio between 
the resistances of the two transistors, p nR R , and the ratio between the on-resistances of 
the NMOS and the summing resistance, nR R . Similar to the rising/falling times 
mismatch, this distortion will improve by about 9.5dB by the passive LPF. 
Assuming nR R of 0.02, the standard deviation of the mismatch between the on-
resistances of the NMOS and the PMOS transistors can be as high as 20% while 
attaining output  HD2 better than -70dB. 
System level simulations indicate that the effect of the on-resistance mismatch 
will dominate over the rising/falling mismatch in case of large Rn/R. Increasing the 
summing resistor, R, is one way to decrease that distortion but it will increase the 
mismatch in the rising/falling times due to the increased transition time. Consequently, 
the optimum design is the one in which the contributions of the two effects are equal. 
Another way to improve the performance is to decrease the on-resistance of the 
transistors by using larger width transistors. Unfortunately, this improvement will be on 
the expense of the power consumption of the system.  
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Fig. 3.14 On-resistance effect of the NMOS/PMOS transistors switches on HD2. 
a) 3D plot. b) HD2 Contour plot. 
 
 
 
(a) 
(b) 
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From the design limitation analysis we can conclude: 
1- Harmonic rejection is a function of the delay mismatches of the different inverters. 
The smaller the timing mismatch, the samller the phase error between the different 
signals. Thus, targeting higher oscillation frequency, fo, is expected to be tougher 
since the same timing mismatch will be translated as a larger phase error in the 
added signal. 
2- Resistor areas, rather than the resistor values, are set according to the required 
THD and the matching requirements to achieve such THD. 
3- On-resistance of the PMOS and the NMOS should be matched as possible in order 
to minimize the even order harmonics. A fully differential architecture can be used 
to avoid such problem; however, the area will be doubled and the power 
consumption will increase as well. 
 
3.6 Measurement Results 
The proposed oscillator prototype was fabricated in UMC 0.13m technology. 
Chip micrograph is shown in Fig. 3.15. Interdigitized and common centroid techniques 
were incorporated in the chip layout to minimize the local mismatch. Wide unit resistors 
of 20m length and 10m width were used to decrease the effect of process variations 
on the performance of the summer. In addition, guard rings were used to suppress 
substrate noise injected from other blocks on the same die. Since the dummy metal used 
for fulfilling the density requirements can significantly affect the matching of CMOS 
devices, manual metal filling is used to meet the density requirements without violating 
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the symmetry of the layout [23]. An external highly-linear buffer is used to drive a 50 
spectrum analyzer. To ensure the linearity of the buffer, attenuation factor of 9.54dB is 
included in the PCB for the pseudo-differential and single-ended outputs. 
  
 
 
 
Fig. 3.15 Chip micrograph and area budgeting.  
 
 
 
Fig. 3.16 shows the spectrum of the differential output at 10MHz frequency. The 
proposed approach achieves a THD of -72dB while providing an output swing of 
228mVpp using a 1.2V supply. As the circuit is completely digital, the output swing is 
supposed to be rail to rail at the summing point. Due to the attenuation imposed by the 
LPF, the pads, the parasitic capacitance of the PCB and the external buffer, the measured 
output swing dropped to 20% of the rail-to-rail value. Despite this large loss in the swing, 
the output amplitude to the supply voltage ratio, Vpp/Vdd, is 190mV/V which is the best 
in literature. The spectrum of the single ended version is shown in Fig. 3.17. Although 
its linearity degraded by the even harmonics, the circuit still shows good linearity of -
57.9dB. In experimental results, one point to note is that the step in the noise floor at 
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10MHz is due to the spectrum analyzer itself and is not generated from the circuit which 
is verified by disconnecting the circuit and plotting the noise floor of the analyzer alone.  
 
 
Fig.3.16 Output spectrum of the pseudo-differential version of the oscillator at 10MHz 
(output amplitude in dBm versus frequency). 
 
 
 
The oscillation frequency can be tuned by changing the supply voltage of the ring 
oscillator. Measurement results shows that the proposed oscillator covers the range from 
4.35MHz-11MHz by sweeping the supply voltage of the ring oscillator, not the entire 
circuit, from 0.75V to 1.3V while achieving competitive performance. The supply of the 
control circuits and the driving inverters can be tuned as well to decrease the power 
consumption but it has a lower limit to keep enough overdrive voltage to control the 
transmission gates. Fig. 3.18 shows HD2, HD3 and the THD of the differential output 
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signal versus frequency. It is clear that HD2 dominates as the supply of the ring oscillator 
decreases because the overdrive voltage of the transmission gates, which are controlled 
by the ring oscillator, decreases. As a consequence, the timing-mismatches introducing 
the even harmonics increase. 
 
 
Fig. 3.17 Output spectrum of the single-ended version of the oscillator at 10MHz (output 
amplitude in dBm versus frequency). 
 
 
 
Table 3.1 compares the proposed prototype with the state-of-the-art oscillators. 
The proposed oscillator shows better THD compared to the best in the literature while 
consuming 3.37mA from 1.2V supply. The power consumption includes the power 
consumed by the ring oscillator, the digital circuits and the driving inverters. Simulations 
indicate that a 10% process variations in the summing resistor values results in less than 
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1% variations in the power consumption. Although the power consumption for designing 
conventional highly-linear analog oscillators increases while migrating from old 
technology to newer one, the proposed design shows outstanding power-consumption 
performance in UDSM technologies. Compared to small size technology designs 
reported in literature, reference [42], the proposed design saves 80% of the power while 
achieving better THD. In addition, because the performance of the proposed architecture 
depends solely on timing accuracy rather than voltage level accuracy, this technique can 
potentially exhibit better THD in nanometric technologies while consuming less power. 
Moreover, process and temperature variations will not affect the THD as the 
performance depends on the matching of the components rather on its absolute values.  
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Fig. 3.18 HD2, HD3 and THD of the differential output of the oscillator versus the output 
frequency. 
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A figure of merit, FOM, is proposed to include the different design factors, other than 
the THD, to have fair comparison between the different designs. The FOM is given by:  
One point to consider is that implementing the same oscillator design with the 
same THD in smaller technology ends up with  
1- More power consumption since the linearity of the filter will degrade and 
more power will be pumped in the filter to attain the performance obtained in 
an older technology node. 
2- Smaller output swing due to the use of a smaller supply voltage. 
Thus, a different FOM will change if the technology is not represented in it. In 
order to overcome this problem, the proposed FOM includes the area as a representation 
for the cost and the technology used in the implementation as well. This way FOM 
provides fair comparison between the oscillators implemented in different technologies. 
Table 3.1 shows that the proposed technique shows an outstanding FOM along with very 
low THD compared to the state-of-the-art.  
 
3.7 Summary 
A highly linear oscillator based on a harmonic cancellation technique is proposed. 
The oscillator shows 17.2dB improvement in the THD, 9.5 dB higher output level while 
consuming 80% less power when compared to the latest small size technology designs, 
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[42]. In addition, the performance depends solely on the timing resolution of the 
technology instead of voltage resolution which makes it, to the best knowledge of the 
authors, the first time-mode-based oscillator in the literature. Moreover, the performance 
of the proposed approach improves with device timing resolution making it suitable for 
nanometric technologies. Finally, this technique‘s emphasis on digital blocks allows for 
faster migration to new nodes and facilitates design automation.  
 
Table 3.1 Comparison of performance of the proposed approach with state-of-the-art.  
 This work 
[34] [42] [47] [48] [49] 
 Single ended 
Pseudo 
differential 
fout (MHz) 10 10 40 10 18.7 25 1.56 
Power 
consumption 3.34mW 4.04mW 36.5mW 20.1mW 174mW 1.58mW 8mW 
Vpp/Vdd ratio 
(mV/V) 
95.3 190.1 --- 24.1 68 14.3 29.5 
Area 0.1mm2 0.186mm2 0.83mm2 0.2mm2 1.47mm2 0.63mm2 1.4mm2 
Technology 
(CMOS) 
0.13m 0.13m 0.8m* 0.35m 0.35m 0.8m 0.5m 
Supply voltage 1.2V 1.2V --- 3.3V 3.3V 2V 2.7V 
FOM 
(normalized) 659.1 615.9 --- 14.61 1.21 87.4 1 
THD  -57.9 dB -72 dB 65.4dB** -54.8 dB -55dB -43.6 dB -42.1dB 
Performance 
bottle neck 
Timing 
accuracy 
Timing 
accuracy --- 
Capacitor 
matching Voltage accuracy 
* BiCMOS process is used but only CMOS devices were incorporated in the design. 
**SFDR measured at fo = 1MHz.  
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CHAPTER IV 
A SPUR-FREQUENCY BOOSTING PLL FOR LOW SPUR FREQUENCY 
SYNTHESIZER*  
 
4.1 Introduction 
Phase locked loops (PLLs) play important role in any communication system. In 
order to transmit a signal on certain channel frequency, a PLL must be used to 
continuously tune the oscillator frequency to the targeted channel and to compensate 
temperature variations, process variations, aging and low frequency noise of the 
oscillator. Fig. 4.1 shows a basic block diagram of a conventional PLL.  
 
PFD
Low-Pass 
Filter
fref
fout
VCO
Frequency 
Divider  
Fig. 4.1 Block diagram of a conventional PLL. 
 
 
 
 
 
*Reprinted, with permission, M. Elsayed, M. Abdul-Latif, and Edgar Sánchez-Sinencio, 
“A Spur-Frequency-Boosting PLL with a -74dBc Reference-Spur Rejection in 90nm 
Digital CMOS‖, in IEEE RFIC Symp. Dig., June 2011, pp.  405-408. © 2011 IEEE. 
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The key block in a PLL is the oscillator which generates the carrier frequency for 
the communication system. In order to overcome any phase/frequency deviation of the 
oscillator due to the factors mentioned above, the oscillation frequency is compared to a 
reference frequency using a phase-frequency detector (PFD) which detects the phase 
difference between the oscillator and the reference signal. The reference signal is usually 
generated using a high-Q crystal oscillator whose frequency stability is very high 
compared to the silicon-based oscillators. The error signal, the PFD output, is            
low-pass-filtered to suppress the high frequency components that disturb the oscillator 
and then delivered to the control input of the oscillator. Since in most communication 
systems the transceiver is required to be programmable to operate at different channels, a 
frequency divider is usually used in the feedback path whose output is compared to the 
reference frequency which corresponds to the channel spacing in integer-N synthesizers.  
One important modification for the PLL is the use of charge pumps in the feed-
forward path to control the control input of the voltage controlled oscillator (VCO). Fig. 
4.2 shows a block diagram of the charge-pump based PLL (CP-PLL).  
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PFD
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DN
Vdd
iDN
iUP
Vctrl
VCO
fout
fref
Frequency 
Divider 
C
 
Fig. 4.2 Block diagram of the charge-pump-based PLL (CP-PLL). 
 
 
 
 The main advantage of the charge pump PLL compared to the conventional one 
is its immunity to supply variation and the digital friendly nature of the block. The PFD 
provides two output square wave signals, UP and DN, which correspond to the error sign 
and its amount. If the feedback signal is lagging the reference input, the UP output 
generates a square wave signal whose width is proportional to the phase difference 
between the reference and the feedback signal. On the other hand, if the feedback signal 
is leading the reference input, the DN output of the PFD generates a square wave signal 
whose duty cycle is proportional to the phase difference. The UP and DN signals control 
the current flow of a PMOS and NMOS current sources respectively to the output 
capacitance. The voltage across the output capacitor corresponds to the tuning voltage of 
the VCO.   
Since the PLL is a feedback system, it needs to be mathematically modeled to 
check the stability. PLL is a very nonlinear system; however, it can be linearized around 
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the operating point which corresponds to the steady state or the lock state. Large signals 
dynamics and stability can be checked using non-linear stability analysis like Liapunov 
stability but it is more accurate to check it with simulations. In the following section, the 
small signal model of the different blocks will be derived to get insight on the tradeoffs 
of the PLL design and reach a general design procedure for PLLs. 
 
4.2 PLL Dynamics 
 The VCO output is related to its control voltage by the following relation: 
  0cos
t
out o vco cV A t K V t dt    
Consequently, the change of the phase, , due to the change in the control input is 
given by: 
 
0
t
vco cK V t dt    
Applying Laplace transform to the two sides, we can get the transfer function of the 
VCO: 
 
 
vco
c
s K
V s s

  
Since the output frequency of the VCO will be divided by N before being compared with 
the reference input, the phase of the VCO output will also be divided by N. With regard 
to the PFD and charge pump, they convert the phase difference between the feedback 
signal and the reference input to an output current pumped in the loop filter (the cap C1). 
Consequently, their gain is given by: 
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Fig. 4.3 shows the block diagram of the CP-PLL model.  
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Fig. 4.3 Block diagram of the CP-PLL model. 
 
 
 
The open loop gain (feed-forward gain) in that case is given by: 
   . . VCOPD CP
K
G s K I F s
s
  
where F(s) is the loop filter trans-impedance (V/A). 
On the other hand, the loop gain is given by 
   
.PD CP VCO
G s F sK I K
LoopGain
N N s
   
Assuming a single-capacitor loop-filter, the loop gain will be given by:  
2
1
.PD CP VCO
K I K
LoopGain
N C s
  
The bode diagram of such loop gain corresponds to a double lossless integrators with      
-40dB/dec magnitude response along with -180o phase crossing the X-axis at 
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PD CP VCO
n
K I K
N C
  which corresponds to the natural frequency of the system. Such 
magnitude response and phase response will end up with an oscillatory system. This is 
clear from the closed-loop transfer function of the system given by:  
 
   
2
2 2
. . . . .
1
n
n
G s
C LT F N
G s N s


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which is a transfer function of an oscillator running at
n . Intuitively, the reason behind 
that is having two lossless integrators in the system, which induces a 180o phase in the 
loop ending with an oscillatory response. To overcome this problem, it is required to 
replace one of the two lossless integrators by a lossy one. Since the VCO naturally acts 
as an integrator for the phase, it cannot be made lossy. On the other hand, the loop filter 
capacitor can be converted to a lossy integrator by adding a series resistor with the 
capacitor.  
 
PFD
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R
 
Fig. 4.4 Block diagram of the CP-PLL with the modified loop filter. 
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From the control theory perspective, introducing that resistor corresponds to 
adding a zero to the loop at 1z RC  . Fig. 4.4 shows the block diagram of the PLL 
with the modified loop filter. 
The transfer function of the filter, the impedance, is given by: 
 1
in
sRC
Z
sC

  
Consequently, the loop gain is given by: 
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Consequently, the closed-loop transfer function is given by: 
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Since the system is a second order one, its transfer function can be expressed in terms of 
its natural frequency and the damping factor as:  
2 2
2 2 2
2 2
1 1
. . . . . . ,
2
 Where , and
2
n n
z z
n n n
n
z
PD CP VCO n
n
z
s s
C L T F N N
s s
s s
K I K
N C
 
 
  



 

   
    
    
 
 
 
 
  
95 
For second order systems, the natural frequency is an indicative parameter for the 
unity gain bandwidth of the system while the damping factor represents the transient 
behavior. As mentioned before, the natural frequency equal to the unity-gain frequency 
if no zero exists in the loop. However, the system was oscillatory. In the current case, the 
damping factor prevents the system from sustaining the oscillation, as long as  > 0, but 
the transient response can still suffer decaying oscillation depending on the value of . 
Consequently, the settling time and the phase margins are set through the damping factor, 
, while the unity-gain bandwidth is set through the natural frequency n. Generally 
speaking, top level system design provides the required unity-gain bandwidth, GBW , 
based on the reference frequency and the spur rejection requirements. In addition, a 
phase margin, PM, is specified to secure an acceptable settling time. The following 
analysis derives the relation between these four parameters ( , , ,GBW nPM    ). Since the 
loop gain is given by: 
2
2
. 1n
z
s
LoopGain
s


 
  
 
 
At the unity gain frequency the gain will be 1 
2 2
2 2
1 . 1n GBW
GBW z
 
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If 
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Since GBW must be > 0 
2 4. 2 4 1GBW n        
It is clear that if  equals zero, then GBW will equal to n which conforms to the case of 
two lossless integrators PLL. On the other hand, since  is larger than zero, the unity 
gain bandwidth increases indicating that the zero is located before the natural frequency 
of the system.  
To derive the phase margin of the loop, the phase of the loop gain will be 
calculated at the unity-gain frequency calculated above.  
1180 180 tan GBW
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

  
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Since 2 4. 2 4 1GBW n       
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The previous equation clearly indicates that the phase margin and the damping 
factor of the PLL are directly related. For a given phase margin, the damping factor can 
be calculated using the equation above. As a rough estimate, the phase margin can be 
approximated as 100* for  <0.65. Since  depends on the location of the zero, its value 
can be set through the resistor which doesn‘t affect the natural frequency n . On the 
other hand, since 2 4. 2 4 1GBW n      , the unity gain frequency of the PLL 
should be set by setting the natural frequency which corresponds to the DC gain of the 
system. In other words, changing the value of the resistor changes the phase plot of the 
loop gain such that the phase at the targeted unity-gain frequency corresponds to the 
required PM. On the other hand, the loop gain, 2n , shifts the magnitude plot up or down 
such that the gain at the targeted unity-gain frequency equals to 0dB.  
One important note here is that the unity-gain frequency of the loop transfer 
function does not correspond to the -3dB of the closed loop one due to having a zero  in 
the system. The -3dB frequency of the PLL can be calculated as follows 
2
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One remaining problem in the CP-PLL of Fig. 4.4 is the ripples on the control 
line of the VCO. The instantaneous current pulse of the CP being injected in the RC 
filter induces instantaneous drop on the resistor leading to voltage ripples on the control 
line. In order to alleviate such effect, an additional smoothing capacitor, C2, is added in 
parallel to the RC network as shown in Fig. 4.5. Such capacitor smoothes the ripples on 
the control line by suppressing its fundamental component which is located at fref. To 
maintain the stability of the loop, the additional pole, due to C2, should be located at a 
frequency higher than the unity gain frequency of the PLL.  
The new loop gain is given by: 
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Consequently, the natural frequency of the new system is given by: 
 1 2
PD CP VCO
n
K I K
N C C
 
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Fig. 4.5 Block diagram of the CP-PLL with the smoothing capacitor C2. 
 
 
 
By introducing C2, the phase plot at very high and very low frequencies will be 
180o while in between it will have a hump due to the effect of the zero. The peak value 
of the hump will depend on the distance between zero and the pole. In order to have 
larger peak, which corresponds to a better phase margin, the pole should be pushed to 
high frequency. On the other hand, ripple suppression favors a low frequency pole. The 
phase margin is given by: 
1 1
1 1
180 180 tan tan
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     
  
      
   
 
In order to maximize the phase margin, the unity-gain frequency, GBW , should be set at 
the peak of the PM equation. The frequency of the peak can be obtained by 
differentiating the PM equation with respect to GBW . 
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In other words, the optimum design for the PLL is to have the unity-gain frequency to be 
the geometrical mean of the pole and zero frequencies. The phase margin in that case 
will be given by:  
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The above equation indicates that in the optimally designed PLL, in which 
GBW z p   , the phase margin will solely depend on the ratio between the pole and 
the zero frequencies. Consequently, for a given PM, the ratio between the zero and the 
pole frequencies can be calculated by incorporating the trigonometric identity: 
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Since the unity-gain frequency of the PLL, GBW , is given by the geometrical mean of the 
zero and the pole frequencies, p and z are given by: 
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Consequently, for a given PLL specifications, PM and
GBW , the previous equation can 
be used to optimally locate the zero and the pole. Finally, the natural frequency, or the 
gain of the loop, can be obtained employing the fact that the gain is 0dB at the unity gain 
frequency.  
 
 
 
 
 
2
1 2
2 22 2
2 22 2
11
1 . .
1
1
1 . .
1
GBW
z
p
zPD CP VCO
p
GBW pn n
GBW GBW zGBW
sK I K
LoopGain
N C C s s
 


   
   


 
 

 

 
    
 1 2
tan sec
where 
GBW
n
PD CP VCO
n
PM PM
K I K
N C C



 



 
Fig. 4.6 shows a Bode plot for the PLL. From the previous derivation and Fig. 
4.6 we can conclude that GBW  is the geometrical mean of z  and p  while n is the 
geometrical mean of z and GBW . In addition, the proportionality factor between the 
different frequencies is a function of the phase margin     tan secPM PM . Finally, 
the ratio between the reference frequency, fref, and p controls the spur suppression 
which is discussed in the next section.  
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One important point to mention here is that all design equations derived before 
can be intuitively obtained from Fig. 4.6. For example, since the phase due to the zero 
and the pole change by 45o dec  and it is required to have the unity gain frequency at 
the peak of the total phase plot, it is expected that the peak will be at the mid point of 
z  
and p  on the log scale. In other words,  
          1 1log log log log log
2 2
GBW z p p z p z
GBW p z
      
  
   
 
 
For the natural frequency, the slope of the magnitude plot is -40dB/dec for the 
triangle that is constructed of  and z n  while it is -20dB/dec for the triangle that is 
constructed of  and z GBW  . Consequently, the natural frequency is expected to be in the 
mid point of  and z GBW  which, for a log scale, corresponds to their geometrical mean. 
n z GBW    
Finally, since the phase contributions of the pole and the zero are identical 
at GBW , the total phase contribution will be twice the contribution of each of them. In 
other words, the total phase will be 190 2 tan GBW
p
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

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. Thus the phase margin is given 
by 
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which is exactly similar to the expression derived before as 
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Fig. 4.6 Bode plot of a PLL. 
 
 
 
In conclusion, for a given PM and GBW , then the design procedure will be as follows: 
1- Calculate the frequency of the loop filter zero: 
90
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z
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
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 
. 
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2- Calculate the frequency of the loop filter pole: 90.tan
2
p GBW
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 
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. 
3- Calculate the natural frequency of the PLL: 
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4- If the system is approximated as a second order one, the damping factor given by 
2
n
z



  can be approximated as 1 90tan
2 2
PM

 
  
 
. 
 
4.3 PLL Reference Spurs 
 As mentioned before, the VCO in a PLL is expected to be controlled through a 
DC signal that corresponds to the phase error between the feedback signal and the 
reference one. Due to the non-idealities in the loop, the voltage controlling the VCO 
suffers from ripples at the reference frequency which translates to the output as spurs 
around the VCO frequency. There are two main sources for output spurs. The first one is 
the non-idealities in the PLL blocks and especially the charge pump. The second source 
is the reference signal leakage through the substrate and the supply lines to the VCO. 
Although the reference signal leakage can be alleviated by careful layout and guard rings, 
same techniques are not that beneficial with the CP non-idealities. Fig. 4.7 shows a 
simple transistor level implementation of the charge pump. 
Ideally, the input to the charge pump at the locking state should be two pulses of 
equal width. The two pulses, UP and DN, turn on transistors M3 and M4 and the current 
flows from M2 to M5 without pumping any current in the output. Consequently, the 
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charge pump output voltage, the VCO control line, will not change. Using the 
conservation of charges: 
UP UP DN DNI t I t    
Where  and UP DNt t  are the width of the UP and DN pulses respectively. 
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DN
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C2iDN
M1 M2
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M5M6
 
Fig. 4.7 Transistor level implementation of the charge pump. 
 
 
 
Due to the mismatches in the charge pump, the net current output of the charge 
pump will not be zero ending up with a change in the control line. To compensate such 
mismatch effect, the loop stabilizes at locking such that the pulse widths of the UP and 
DN signals compensate the current mismatch to maintain a zero output current. Fig. 4.8 
shows a timing diagram of the UP and DN currents and the current ripples injected in the 
loop filter. As mentioned before, the mismatch in the currents is compensated by 
changing the pulse widths such that the average of the output current is zero. In other 
words, the DC component, the area under the total current curve, is zero.  
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Although such mechanism eradicates the DC current injected in the filter, it 
induces disturbance on the control line with frequency of fref and its harmonics. Such 
ripples translate to the output as reference spurs. Since the fundamental component is the 
one that has the highest power, the higher order spurs are not usually important. In 
addition, since the PLL is usually used in communication systems and transceivers, it is 
expected to have an attenuated spectrum at the far spurs more that the fundamental one. 
 
iDN
UP
DN
iUP
itotal
Vctrl

 
Fig. 4.8 Timing diagram of the current mismatches in CP-PLL. 
 
 
 
There are many sources for non-idealities in the CP but can be classified into two 
categories: non-idealities attributed to the current sources and non-idealities attributed to 
the switches. The main contributor to output spur is the mismatch between the NMOS 
and the PMOS current sources M2 and M5 on Fig. 4.7. Since the output voltage of the 
charge pump depends on the channel selection, the VDS of the two current sources will 
also depend on the channel selection leading to a channel-selection-dependent current 
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mismatch. In other words, output-resistance mismatch between the current sources leads 
to a mismatch in their currents. In addition, when the switches are turned off, the 
parasitic capacitors at the drain terminals of the current sources are connected to VDD 
and GND. Once the switches turn on, the two capacitors share the charges of the loop 
filter capacitor leading to an instantaneous disturbance of the output voltage. For the 
switches themselves, the mismatch between their ON resistances, clock feed-through 
and charge injection induce ripples on the VCO control line. Since the spur starts as a 
current pulse, in the following analysis we will translate it to voltage signal, clV , on the 
control line then translate the voltage signal to output spurs, SPA , and then address the 
different factors that affect the spur suppression in PLLs. Denoting the fundamental 
component of the current pulse shown in Fig. 4.8 icp, the control line voltage will be 
given by: 
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Since  
2
2 1>>1  and C <<Cref p   then 
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Note that this approximate result can be viewed as if the current pulse flows into the RC1 
branch which will create a voltage drop across the resistor given by CPi R . Due to the 
filtering characteristics of the loop filter, shown in Fig. 4.9, this voltage disturbance will 
suffer attenuation equal to p
ref


. 
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Fig. 4.9 Filtering characteristics of the loop filter.  
 
 
 
Applying the control line voltage, clV , to the oscillator: 
  0cos cos
t
out VCO o vco cl refV A t K V t dt     
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Hence, the control line voltage disturbance is translated as output spur with a gain of 
_
2
vco
SP VCO VCO
ref
K
A A

  
Consequently, the fundamental component of the current mismatch is translated to the 
VCO output as: 
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This in dB will be given by: 
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From the above equation we can notice that the main factors that affect spur suppression 
are: 
1- The ratio between the unity-gain bandwidth of the PLL GBW  and the reference 
frequency ref . The smaller the ratio, the better the suppression of the spurs. 
2- The ratio between the VCO gain, KVCO, and the reference frequency ref . The 
smaller the ratio, the better the suppression of the spurs. 
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3- The ratio between the pole frequency 
p and the unity gain bandwidth of the 
PLL
GBW . As derived before, this ratio, for optimally designed PLL is solely 
controlled by the phase margin of the loop. 
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4- The value of the loop filter resistor which is inversely proportional to the loop-
filter capacitors C1 and C2 for a fixed filter characteristics.  
The above equation is very important when comparing different spur reduction 
techniques. In most low-reference-spur PLLs reported in literature small VCO
ref
K

 [50-52] 
and/or small GBW
ref


 [53-54] ratios are used for better spur suppression. However, 
decreasing these ratios degrades the settling time of the PLL, increases the silicon area 
and/or reduces the tuning range. In order to have a fair comparison of the different spur 
reduction techniques, the different PLLs should be normalized with respect to these two 
ratios, VCO
ref
K

and GBW
ref


. In other words, the following FOM can be used: 
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The smaller the FOM, the better the performance. Note that this figure of merit 
corresponds to the voltage ripples on the control line,  20log CPi R .  
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4.4 Low Spurs PLLs 
Many techniques have been developed in order to minimize the spur effects in 
PLLs. Some of these techniques employ gear shifting mechanisms that change the loop 
dynamics before and after the locking. On the other hand, some techniques minimize the 
spurs by employing different techniques of matching the CP currents. In this section a 
quick survey of the different techniques along with their advantages and disadvantages 
are presented.  
 
4.4.1 Gear-Shifting PLL 
This type of PLL achieves both fast settling time and low spurs by changing the 
unity-gain frequency of the loop after locking. Basically, a lock detector detects if the 
loop went out-of-lock then programs the loop filter passives to increase the unity-gain 
bandwidth of the PLL. Once the loop is locked, the lock detector re-programs the 
passives such that the bandwidth is smaller and, as a consequence, the spurs are 
suppressed. Although fast settling time is achieved along with low spurs level, the VCO 
noise suppression is degraded since the loop bandwidth is smaller. In addition, the 
additional spur suppression came on the expense of the silicon area which is usually 
dominated by the passives. [55]  
 
4.4.2 Dead-Zone Controlled PLL 
 This technique [56] reduces the spur by reducing the dead-zone delay of the PFD 
which is directly related to iCP. Fig. 4.10 shows the block diagram of this PLL. The main 
  
112 
idea of this technique is to use a variable-delay element in the reset path of the PFD and 
program it such that the PFD output pulse width is minimized. As shown in Fig. 4.10, 
the PFD and CP are replicated to avoid interfering with the loop dynamics. The two 
inputs of the additional PFD are connected to the reference input to mimic the lock 
condition while its DN output controls an NMOS transistor that discharges the Vdelay 
node. Since this node is charged through Rd, the new loop, consisted of the replica PFD, 
CP and the RdCd, will stabilize such that the charges injected from the supply into Cd 
through Rd will be equal to the charges withdrawn by the transistor and its tail current 
source.  
Assuming that the time constant d d dR C  is much larger than the reference period, the 
pulse width can be approximately derived as  
 
. . .
1
.
dd d
ref tail PFD
d
dd d
PFD ref
tail d
V V
Q I t T I t
R
V V
t T
I R

    

 
 
Although this technique can control the dead-zone pulse width, and hence the 
spurs, it suffers from the dependence on the absolute value of the resistor which can vary 
significantly with the process leading to the risk of running into a dead-zone condition. 
In other words, the resistor value should be chosen large enough such that the process 
variations do not harm the PLL operation which is same problem that exists in 
traditional PLLs in which the delay of the PFD feedback should be large enough to avoid 
the dead-zone.  
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4.10 Block diagram of the dead-zone controlled PLL. 
 
 
 
4.4.3 Variable-KVCO PLL 
Similar to the gear shifting technique, this technique [57] depends on changing 
the VCO gain and the charge pump current after locking. Fig. 4.11 shows the block 
diagram of the system.  
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Fig. 4.11 Block diagram of the variable-KVCO PLL. 
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Two charge pumps are used whose currents are dumped in the loop filter 
capacitors C1 and C2. In addition, the VCO is controlled through two terminals, Vc1 and 
Vc2. Upon locking, the lock detector disconnects one path, the one that controls C1, and 
keeps the other path. In other words, the total effective charge pump current is reduced 
as well as the VCO gain. Decreasing the charge pump current directly decrease the spurs 
level. In addition, decreasing the VCO gain decreases the spurs gain while being 
translated to the output. Moreover, it decreases the overall unity-gain bandwidth which 
directly attenuates the spurs. However, reducing the bandwidth affect the suppression of 
the VCO noise.  
 
4.4.4 Multi-Path PFD-CP PLL 
Different from the other techniques that try to decrease the PLL unity-gain 
bandwidth to attenuate the spurs, this technique [58] rather increases the spurs frequency 
to get more attenuation from the loop filter. Fig. 4.12 shows a block diagram for this 
technique.  The main idea is to repeat the spur at higher rate, N times higher, by having 
shifted versions of it and sum all of them at the loop filter node. This is performed by 
using different delay lines all of them have a delay that is integer multiple of the smallest 
one, refd
T
t
N
 . Consequently, the outputs of the charge pumps, as well as the spurs, will 
be spaced in time by ref
T
N
. In other words, the spurs frequency is boosted by a factor N. 
Consequently, the spurs according to the FOM derived above will be improved by 
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40logN. On the other hand, the spurs power increased by N. Thus, the total improvement 
in spur reduction will be 20logN. 
 
 
Fig. 4.12 Block diagram of the multi-path PFD-CP PLL [58]. 
 
 
 
 The main drawback in such architecture is the accuracy of the time delay of the 
different paths and the matching of the spurs of the different charge pumps. Any 
mismatch in the delays will end up with an increased spurs level at fref rather than up-
converting the spurs frequency. In addition, if the different charge pumps are not 
perfectly matched, this technique will up-convert the common spurs of the different 
charge pump but will leave the mismatched portions at fref. Consequently, the reference 
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spurs will not be fully cancelled. On the contrary, the spurs may increase if the mismatch 
exceeds certain limit.  
4.4.5 Spur Suppression PLL Based on Sample-Reset Filter 
This technique overcomes the spurs problem by sampling the control line voltage 
after the charge pump is turned off and its output voltage settles. Fig. 4.13 shows one 
implementation of this technique [59]. The charge pump input current is pumped in the 
capacitor 
1 2C while S1 is off. Once the charge pump is turned off and the voltage across 
1 2C is settled, S1 is turned on to update the loop filter. Consequently, the CP 
mismatches are isolated from the loop filter and the VCO control line which 
significantly reduces the output spurs. The only source of spurs in this technique is the 
clock feed through and the charge injection of the signal controlling the switch S1 which, 
both of them, are signal dependent. 
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Fig. 4.13 Sample-based loop filter.  
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One technique to overcome this problem is to use a transmission gate instead of a 
single transistor switch and adjust the PMOS and the NMOS transistors to be of the 
same size. Consequently, upon turning off the transmission gate, the electrons injected 
from the NMOS will be equal to the holes injected from the PMOS and electron-hole 
recombination occurs. However, this cancellation is perfect only if the input signal is 
around the mid-rail of the supplies. In addition, charge injection cancellation depends on 
having perfect complement clocks which is hard to attain. Also, changing the input 
signal level will change the turn-off time of both transistors leading to spurs at the output. 
Finally, having an input that is far from the mid-rail will induce holes/electrons in the 
PMOS/NMOS channel more than the electrons/holes in the NMOS/PMOS channel 
ending up with charge injection. In conclusion, charge injection cancellation usually 
operates perfectly at one level of the input signal and degrades as the input voltage goes 
far from it. 
Another approach that is used mainly to overcome the clock feed-through 
disturbance is the use of dummy switches that are controlled by the complementary 
clock of the main switch as shown in Fig. 4.14. Similar to the transmission gate, the 
performance of this technique depends on the perfection of the complementary clocks 
and their rise/fall times. Moreover, this technique requires the size of the dummy switch 
to be half that of the sampling switch which makes it harder to ensure a perfect 
complement for their driving clocks. Table 4.1 provides a comparison between the 
different techniques and the drawbacks of each one. 
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Fig. 4.14 Transmission gate with dummy switches. 
 
 
Table 4.1 Comparison between the different spur suppression techniques. 
Technique Characteristics  
Gear Shifting PLL  Fast settling. 
 Less suppression for VCO noise. 
Dead-zone-controlled PLL  Performance degrades with PVT variations. 
Variable KVCO PLL  Fast settling. 
 Less suppression for VCO noise. 
Multi-path PFD-CP PLL  Very prone to process variations. 
Sample-Reset filter PLL  Good spur rejection 
 Channel-selection-dependent spur suppression. 
 
4.5 Spur-Frequency Boosting PLL 
As mentioned in the last two techniques in the previous section, the multi-path 
PFD-CP PLLs suffer the mismatches effect of the delay lines and the different charge 
pumps while the sampled loop filter approach suffers the non-idealities of the switch 
which can not be compensated except at one level of the input voltage making the 
performance channel-selection-dependent. In this section a novel technique is proposed 
to get the advantages of the two techniques while avoiding their disadvantages. In 
addition, the proposed technique can operate over a very wide frequency range without 
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affecting the loop dynamics. In other words, the loop dynamics is independent of the 
divider ratio. 
4.5.1 System Level Design 
Fig. 4.15 shows the block diagram of the proposed spur-frequency boosting PLL 
(SFB-PLL). Similar to the conventional PLL, a PFD detects the phase error between the 
feedback signal and the reference input and applies the error to the charge pump to tune 
the VCO control voltage. However, the frequency of the PFD output is boosted by a 
boosting factor, B, before being applied to the charge pump. Consequently, the reference 
spurs theoretically vanish. The spur-frequency booster block consists of two sub-blocks: 
a time-to-voltage converter (TVC) and a voltage-to-time converter(VTC). The TVC 
converts the PFD output pulse-widths into voltage-samples which are then converted 
back to pulse-widths but at a higher frequency, fB, using a VTC. Fig. 4.16 shows the 
model of the PLL.  
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Fig. 4.15 Block diagram of the proposed SFB-PLL. 
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Compared to the conventional PLL, three additional gains should be considered. 
First, the gain of the TVC expressed in Volt/second (V/s) which corresponds to the ratio 
of the change of its output voltage to the change of its input pulse width. Second, the 
gain of the VTC expressed in second/Volt (s/V) which corresponds to the ratio of the 
change of its output pulse width to the change of its input voltage. Finally, the boosting 
factor, B(s), which corresponds to the regeneration rate of the regeneration of the PFD 
output pulse. The magnitude of B(s) is given by fB/fref. Consequently, the loop transfer 
function is given by:  
   
 
 
 
     
2
1 2
1
*
1
zPD CP VCO
TVC VTC
p
sK I K
G s H s K s K s B s
N C C s s




 
 
where G(s) is the feed-forward gain, H(s) is the feedback gain, KTVC(s) is the TVC gain 
and KVTC(s) is the VTC gain.  
Two different options for providing fB are available. The first option is to provide 
it through an independent source. The second option is to use a feedback from the PLL‘s 
VCO employing a divider. The main advantage that favours the second option is the 
wide operating rang that it provides without affecting the loop dynamics. Assume that 
the ratio between fVCO and fB is M, the loop transfer function will be given by: 
   
   
 
 
 
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1 2
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Since fVCO=Nfref , then 
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The previous equation indicates that the loop dynamics and the phase margin are 
independent of the divider ratio; thus, the PLL can operate at any operating frequency as 
long as the VCO can cover that range. 
From the spurs point of view, the new spurs will appear at fB instead of fref. Consequently, 
the output spurs will be given by:  
_ _
2
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SP total VCO CP B
B B
K
A A i R

 
  
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Fig. 4.16 SFB-PLL model.  
 
 
 
However, the fundamental component of the spur, iCP_B, will increase compared to the 
traditional PLL. According to Fig. 4.8, the timing mismatch, , will not change by the 
change of the input frequency of the CP from fref to fB. However, the period will change 
from 1 1 to 
ref Bf f
; consequently, the fundamental component, iCP_B, will be given by a 
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_
B
CP conv
ref
f
i
f
. Where iCP_conv is the fundamental component of the current mismatch in the 
case of conventional PLL. Thus, the spurs at the output will be given by:  
_ _
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Compared to the conventional case, the new spurs at fB will suffer additional attenuation 
of 20log ref
B


 
 
 
.  
One important point to remember here is that the aforementioned analysis 
considers the CP current mismatch as the main source of the output spurs. However, 
clock feed-through, charge injection and substrate leakage will affect the output spurs as 
well. Specifically, as fB increases, clock feed-through will start dominating over the 
current mismatch and the output spurs level may increase. To overcome this problem, 
additional non-dominant poles can be added to the loop filter to further suppress the 
spurs. Since fB>fref, the location of the additional poles can be chosen such that it does 
not affect the dynamics of the loop while achieving a significant suppression for the 
spurs at fB.  
 
4.5.2 Transistor Level Implementation 
The spur-frequency boosting PLL consists of six main blocks: PFD, divider, 
VCO, CP, TVC and VTC. The main specification in transistor level design is to 
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minimize the leakage of the reference spurs from the different blocks to the charge pump 
in order to provide a reference-frequency-clean control-voltage to the VCO. That 
includes using separate supplies for the blocks that manipulate the reference frequency 
(PFD, divider and the TVC) and the other blocks (VTC, CP and VCO). In the following 
subsections the implementation of each block will be analyzed.  
 
4.5.2.1 PFD 
Fig. 4.17 shows the implementation of the PFD. It consists of standard logic 
gates, NAND, NOR and INV. In addition, voltage controlled inverter cells are used to 
tune the PFD minimum-pulse-width. Fig. 4.18 shows post layout simulations for the 
PFD minimum pulse width versus the control voltage. It is clear that the PFD minimum 
pulse width ranges from 150ps to 410psec for Vc ranging from 0V to 0.8V. Vc is used to 
overcome any process variations that may shorten the pulse width to an extent that it is 
not able to maintain the charge pump in the correct region of operation. 
 
4.5.2.2 Divider 
The divider in a PLL is responsible for providing an output frequency that is 
lower than the input frequency by a factor N where N is a digital programmable input 
corresponding to the targeted channel. Fig. 4.19 shows a typical integer divider 
architecture. The divider consists of 3 blocks: prescaler, divide-by-P and divide-by-S. 
The prescaler is a programmable divider with one-bit control input, MC, that sets the 
division ratio to M or M+1.  
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Fig. 4.17 Transistor level implementation of the phase-frequency detector. 
 
 
 
 
Fig. 4.18 PFD minimum pulse width versus the control voltage. 
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Fig. 4.19 Typical integer-N divider architecture in PLLs. 
 
 
 
Assuming that initially the P and S counters are reset and the prescaler is 
programmed to divide by M+1, after S counts at node X, the output of the S counter will 
change the programming bit of the prescaler such that it divides by M. After other (P-S) 
counts at node X, one count will be delivered to the output, fout, and the counters will be 
reset to repeat the cycle again. The output period, 1out outT f , will be given by the 
period that is required for the first S counts at node X, which is given by  1 oscS M T , 
and the period of the next (P-S) counts at node X, which is given by   oscP S MT . 
Consequently, the total period is given by: 
     
 
1out osc osc osc
out
osc
T S M T P S MT MP S T
f
f
MP S
     
 

 
Since the input frequency to the P and the S counters is relatively low, the main block 
that require careful attention is the prescaler. Fig. 4.20 shows a block diagram of a 
prescaler whose M equals to 2.  When the control signal, MC, is high, the NOR gate 
output will always be ‗0‘ and Q1 will always be ‗0‘. Thus, the OR gate will be 
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transparent and D2 will be equal to 2Q . Consequently, the prescaler will act as a divide 
by 2. On the other hand, if MC is low, the outputs, Q1 and Q2 will be given by: 
1 2 2 1 2,Q Q Q Q Q    
which follows the truth table given in table 4.2 
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Fig. 4.20 Block diagram of a prescaler with M=2. 
 
 
Table 4.2 Truth table of a 2/3 prescaler. 
 
 
 
 
 
 
It is clear that the circuit has two states only and operates as a divide by 3. A 
prescaler with M=2 is usually the first block of higher-order prescalers. In order to 
extend the prescaler to be a 4/5, 8/9 or a 16/17 one, the main idea is to add one, two, or 
three divide-by-2 blocks at the output of the 2/3 prescaler and use digital gates such that 
the control input of the 2/3 prescaler is normally equal to “1” except at one state of the 
Q1_old Q2_old Q1_new Q2_new 
0 0 1 1 
1 1 0 1 
0 1 0 0 
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counter as shown in Fig. 4.21. If MC is low, the 2/3 block will divide by 2 most of the 
time and one time only during the cycle will divide by 3. Consequently, the input will be 
divided by 2 1n    where n is the number of sub-dividers in the prescaler. On the other 
hand, if MC is high, the prescaler will divide by 2n .   
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Fig. 4.21 Block diagram of a 16/17 prescaler. 
 
 
 
Many techniques can be used to implement divide-by-2. The main tradeoff is the 
power consumption and the speed of the divider. Ultrahigh speed dividers use injection 
locking and phase switching architectures while high frequency dividers usually utilize 
current-mode-logic, CML, dividers. Moderate frequency dividers employ true-single-
phase-clocking, TSPC, divider while low speed ones employ static dividers. In the 
current design, the prescaler is implemented using TSPC cells while the S and P counters 
are implemented using static cells.  Fig. 4.22 shows transistor level implementation of a 
TSPC D-FF.  
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Fig. 4.22 Transistor level implementation of the TSPC D-FF. 
 
 
 
4.5.2.3 Voltage-Controlled Oscillator 
The voltage-controlled-oscillator is the block that converts the voltage ripple to 
reference-spur around the carrier frequency. As mentioned before, the VCO is 
vulnerable to two sources of voltage ripple: one through the control line voltage and 
another one through the supply lines. In order to check the immunity of the PLL to the 
reference spurs, a low power-supply-rejection-ratio, PSRR, VCO should be used such 
that the low spurs measured at the output is ascribed to the proposed architecture rather 
that the high PSRR of the VCO. In other words, if a low PSRR VCO is employed and 
the reference spurs are low, it is expected to be much lower when using a high PSRR 
one. To attain a low PSRR VCO, a single ended oscillator, shown in Fig. 4.23, with 
minimum channel length is used. Fig. 4.24 shows the VCO gain versus the input control 
voltage. The gain changes significantly at large control voltage since the supply voltage 
is 0.8V. However, the PLL should maintain a good phase margin along the variations of 
the VCO gain. Fig. 4.25 shows the VCO gain versus the supply voltage. The VCO 
supply gain is around 7GHz/V. 
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Fig. 4.23 Transistor level implementation of the VCO. 
 
 
4.5.2.4 Charge Pump 
The main problem in charge pump design is the matching between the UP 
(PMOS) current and its DN (NMOS) counterpart. To maintain the matching across a 
wide output voltage range, the drain voltages of the current mirror transistors should be 
equal. Fig. 4.26 shows the transistor level implementation of the charge pump. An 
NMOS-input differential pair is used to adjust the voltage at node X to follow the output 
voltage VC. When VC  increases, the OpAmp input becomes more negative. Thus, its 
output goes down to increase the source-gate voltage of the PMOS to compensate the 
drop of the source-drain voltage. Consequently, the PMOS current will be, ideally, 
independent of the output voltage level.  
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Fig. 4.24 VCO gain versus the control voltage. 
 
 
 
One important note is the polarity of the OpAmp. Since it is involved in two 
loops and one of them is positive, it is important to ensure that the negative loop, the one 
on the left in Fig. 4.26, is faster than the positive one. Since the positive loop is 
connected to the loop filter while the negative does not include any low frequency poles 
(compared to the loop filter), the system will be stable. In addition, since at steady state 
the UP switch will be open most of the time, the positive loop will be disconnected. 
However, the total phase margin of the two loops should be maintained at acceptable 
level, i.e. PM>45o, to ensure stable transient performance. Since the negative loop 
constructs a two stage amplifier, the OpAmp and the PMOS current source, the capacitor 
CC is used to ensure that the loop is stable.  
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Fig. 4.25 VCO gain versus the supply voltage. 
 
 
 
One important consideration with the shown architecture is the start-up condition. 
Assuming at start up node X and VC are at zero voltage the NMOS input transistors of 
the OpAmp will be completely off and the OpAmp output will follow the ramp up of the 
Vdd. Consequently, when the supply stabilize at Vdd, the PMOS current sources will be 
completely off.  While the PLL starting to attain locking, the pulse width of the UP input 
will be larger than its DN counterpart. However, the UP current source will be off and 
the PLL will not start up. To overcome this problem either: 
1- Use separate supply for the OpAmp that is less than the CP supply such that 
the PMOS current source is not totally off. 
2- Use an additional PMOS current source to provide an OpAmp-independent 
UP current. For matching purposes, this current source should be turned off 
once the PLL starts up. 
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3- Use a start-up circuit to set the voltages of nodes X and VC to be within the 
input common-mode range of the OpAmp.  
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Fig. 4.26 Transistor level implementation of the CP. 
 
 
 
4.5.2.5 Time-to-Voltage Converter 
The TVC is a block that translates the pulse width of the input pulse to a voltage 
output. Since the TVC is the last block that manipulates fref before the VCO, the main 
specification for it is to provide a spur-free output voltage. Two TVCs handle the UP 
and DN pulses of the PFD. In this architecture, both the pulses are active low and hence 
their circuit operation is identical. The circuit diagram of the two TVCs is shown in Fig. 
4.27 along with a timing diagram for their operation. When the PFD (UP or DN) pulse 
goes low, transistors M2 are turned on to charge the capacitors C1 producing a voltage 
proportional to the PFD pulse width. A positive edge detector, ED1, detects the positive 
edge of the PFD pulse, which indicates the end of charging phase, and generates an 
output pulse that turns on the transmission gates, TG, to allow charge sharing between 
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C1 and C2. Charge sharing changes the voltage on C2 by an amount proportional to the 
change in the PFD pulse width. ED2 detects the end of charge-sharing phase and 
generates an output pulse to discharge C1 to a voltage Vb through M3. Since the voltage 
generated by the TVC is proportional to the PFD pulse width, the output voltages of both 
TVCs are always around Vb at steady state independent of the channel selection. In 
addition, the transmission gates TGUP and TGDN are triggered using the same edge 
detector, ED1, which guarantees equal feed-through and charge injection for the two 
TVCs and hence achieves better performance than the sample-reset approach in [51]. 
Although in [51] a fully differential architecture is used, different voltage-levels at the 
differential outputs induce mismatches in the injected and fed-through charges leading to 
leakage of the reference frequency to the output.  
Fig. 4.28 shows the block diagram of the negative edge detector. The basic 
concept of the edge detectors is to apply the input along with its inversion to an AND 
gate while delaying the inverted signal. Thus, the output will be normally low except for 
the time that the inverted version of the signal takes to trigger the AND gate. 
Consequently, the pulse width of the output signal is given by the delay of the inverted 
signal.   
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Fig. 4.27 Transistor level implementation of the TVCs.  
 
 
 
td
td
 
Fig. 4.28 Block diagram of a negative edge detector.  
 
 
 
Denoting the voltages across the capacitors C1 and C2 as V1 and V2 respectively, 
the system time domain equation will be: 
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Thus, the transfer function in the Z-domain is given by: 
 
 
1
2 1 2
121
1 2
1
C
V z C C
CV z
Z
C C





 
It is clear that the additional pole is inside the unity circle, 2
1 2
1p
C
Z
C C
 

, which 
means that the system is stable. However the phase margin will decrease. Using the 
bilinear transformation the s-domain transfer function is found to be: 
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which corresponds to a zero at refZ


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 and a pole at 1
1 22
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p
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. Since the 
pole frequency is lower than the zero, it is expected that the phase margin of the PLL 
will degrade. The degradation in the phase margin is given by: 
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Fig. 4.29 shows the degradation of the phase margin of the PLL versus the 
capacitor ratio 2
1
C
C
for different ref
GBW


values.  
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Fig. 4.29 Degradation of the PLL phase margin versus the TVC capacitors ratio. 
 
 
 
It is clear that a higher ref
GBW


ratio improves the performance. This is obvious 
from the pole and zero frequencies derived above as both are function in ref only; thus, 
having a higher ref
GBW


ratio will decrease their effect on the phase margin of the loop. On 
the other hand, as 2
1
C
C
decreases the degradation in the phase margin decreases. 
Consequently, decreasing C2 and increasing C1 improves the performance.  However, 
decreasing C2 will increase the effect of charge injection and the clock feed-through of 
the transmission gates at the output. In addition, leakage current will change the voltage 
of the cap which will be corrected at each reference cycle leading to voltage ripples at 
frequency fref.  On the other hand, increasing C1 will decrease the gain of the TVC since 

GBW/ref=1/10 
GBW/ref=1/20 
GBW/ref=1/50 
GBW/ref=1/100 
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Where CSI is the charging current and PFDt is the pulse width of the PFD output.  
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In order to increase the gain and compensate the increase in C1, the charging 
current, ICS, should increase. In conclusion, the TVC gain, the reference spur rejection, 
the power consumption along with the phase margin of the PLL should be considered 
when choosing the values of C1 and C2.  
From noise analysis point of view, the architecture shown in Fig. 4.27 provides 
high rejection for the noise of the current source MCS. Fig. 4.30 shows a timing diagram 
of the TVC at steady state along with the effect of the current source noise on the 
performance.  
The PFD output pulse width is usually given by a fixed minimum pulse width, 
used to avoid the dead zone of the PFD, in addition to a small additional width,  , in 
one of the two outputs to compensate the phase error, phase noise, of the PLL. Assuming 
that the VCO phase is leading the reference input as shown in Fig. 4.30, the PFD pulse 
width is given by: 
min
min
2
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DN ref
t t
t t T
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Fig. 4.30 Timing diagram for the effect of the current source noise on the performance of 
the TVC. 
 
 
 
Denoting the noise current of the current source in_cs, the charges pumped in C1 will be 
given by: 
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Thus, the differential charges pumped in C1 will be given by: 
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where .
2
cs refI T


 is the noiseless output of the TVC. In conclusion, the noise is 
independent of the PFD dead zone period
mint due to the pseudo differential nature of 
the TVC. The most interesting point is that the same conclusion can be reached about the 
spurs. Since the circuit is identical for both UP and DN inputs and the same pulse is 
controlling the UP and DN transmission gates, any spurs due to feed through or charge 
injection of the transmission gates is converted to a common mode signal and is 
independent of the PFD output pulse width. On the other hand, the main source of noise 
in the TVC is the current sources M1UP and M1DN since their contribution will not be 
common mode. The voltage change on C1UP and C1DN are given by: 
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Thus, the differential voltage across C1 will be given by: 
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Since M1UP and M1DN are matched and are subject to the same operating 
conditions, their noise powers are the same. Thus, the differential voltage across C1 can 
be represented in terms of its mean and variance as follow: 
1 1
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Contrary to the Mcs case, the above equation indicates that the voltage noise will 
depend on the minimum pulse width of the PFD, tmin, in addition to the phase 
difference between the input signal and the feedback pulse, . Consequently, the PFD 
minimum pulse width should be as small as possible since the contribution of M1 is 
dominating the noise performance of the TVC. One solution to alleviate this problem is 
to use one transistor, M1, instead of two, M1UP and M1DN. In that case the 
_ 1
min
1
2 n Mi
t
C
 term in the above equation will be cancelled out and the effect of M1 noise 
will be equivalent to Mcs.  
 
4.5.2.6 Voltage-to-Time Converter 
The voltage-to-time converter is a block that produces a square wave whose 
pulse width changes proportionally to the change of the input voltage. The simplest 
implementation of a VTC is to use a series of CMOS inverters in which the delay of 
each other inverter is controlled by the input voltage while the input is a square wave 
with minimum possible pulse width. Fig. 4.31 shows transistor level implementation of 
this VTC. Since the delay of each other inverter is controlled by the input voltage, the 
delay of the rising and falling edges of the input pulse will be different ending up with a 
change in the pulse width that is proportional to the input voltage.  
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Fig. 4.31 Transistor level implementation of the delay line based VTC. 
 
 
The number of inverters in the line is set through the required gain of the VTC. 
The more the gain is, the more the number of inverters is. The gain of the VTC is given 
by: 
1 2
1 2
pw pw pw
VTC
cnt cnt cnt
A
V V V
   
 
 
 
where (1,2)cntV and (1,2)pw are the control voltage and the pulse width of the output 
respectively.  
Although this technique is simple, it has one drawback which is the offset in the 
output pulse (or the minimum output pulse width). Since the inverter chain is unbalanced, 
the delays of the rise and fall edges are not equal, the minimum output pulse width is 
large which is not preferable. The output pulse width affects the spur performance of the 
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PLL and having small pulse width signal at steady state is the classical way of 
decreasing the output spurs. In addition, having large pulse width at steady state will 
increase the power consumption of the charge pump.  To overcome this problem, a 
pseudo differential version of the inverter line is used as shown in Fig. 4.32. The first 
line is controlled by the input voltage while its counterpart is controlled by a constant 
bias voltage whose value is less than the minimum expected control voltage of the first 
line. Since the minimum input control voltage is given by Vb of the TVC, the bias 
voltage of the second delay line should be less than Vb. As shown in the timing diagram 
in Fig. 4.32, the delay line outputs will suffer the offset but the differential output, after 
the NOR gate, will be offset free. Consequently, a pulse in the order of 100ps can be 
generated.  
One major problem with inverter-based VTC is the linearity of its transfer 
function. Fig. 4.33 shows the gain of the VTC versus the control voltage. The gain has 
little variations at small values for Vcnt, <0.5V, and suffers large changes as Vcnt increases. 
To overcome the nonlinearity problem, a gear shifting mechanism is used to switch 
between the pseudo-differential inverter-based VTC and a TVC-based VTC. Although 
the later can operate linearly over a wide range of the input control voltage, it can not 
generate output signals in the order of 100psec which is required at steady state. Fig. 
4.34 shows the TVC-based VTC. An edge-detector, ED, detects the rising edge of the 
high frequency clock, fB, and generates a short pulse that sets the SR-latch (whose QB is 
normally high). The current source, M1 and the capacitor operate as a TVC. When QB 
goes low, transistor M1 turns on and the current source starts charging the capacitor C. 
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Once the voltage across C exceeds Vin, the SR-latch is reset generating an output pulse 
whose width is proportional to the VTC input voltage, Vin. The gain of the TVC-based 
VTC is given by: 
VTC
b
C
A
I
  
 
Vcnt
Vb
tout
t1
t2
(b)
t1
t2
tout
(a)
fB
fB
 
Fig. 4.32 Pseudo-differential delay-line-based VTC and its timing diagram. 
 
 
 
Since the VTC is preceded with a TVC, the nonlinearities of the TVC and 
the TVC-based VTC will cancel out leading to a linear transfer function from the 
PFD output to the CP input. The only design concern is that the comparator 
should be able to handle a large common mode input range. 
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Fig. 4.33 Gain of the inverter-based VTC versus the control voltage Vcnt. 
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Fig. 4.34 Block diagram of the TVC-based VTC. 
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Fig. 4.35 shows the complete block diagram of the VTC. Path 1 
corresponds to the TVC-based VTC while path 2 is the inverter-based one. A 
path-selector, comparator with hysteresis, chooses the suitable path for the input level 
Vcnt. The hysteresis prevents ringing in the gear-shifting mechanism. Fig. 4.36 shows 
block diagram of the comparator. Two differential pairs are used to compare the input 
signal to the hysteresis voltages, Vref1 and Vref2, and an SR latch is used to store the state. 
Since the accuracy of the hysteresis does not affect the performance, Vref1 and Vref2, can 
be generated using simple voltage-level shifters.  
From the noise point of view, the voltage-controlled edge-detector path, path 2, is 
more critical than the TVC-based VTC, path 1. Since the TVC-based VTC will be idle at 
steady state, its noise will not contribute to the overall PLL noise. However, path 2 will 
contribute jitter to the VTC output pulse. The jitter of the upper delay line in Fig. 4.32 
will change the instance of the rising edge of the pulse while the jitter of the lower line 
will modulate the time-instance of the falling edge. Thus, the pulse width of the output 
pulse, which corresponds to the oscillator‘s phase noise to be corrected, will change. 
Since the two lines are almost identical (one line has one inversion more than the other), 
their jitter powers are almost the same but independent. Consequently, the jitter in the 
pulse width will be given by: 
_ _2pw jitter delay linet t    
where _ _and delay line pw jittert t  are the jitter of the delay line and the jitter of the pulse 
width of the output respectively. 
 
  
146 
 ED S
R
Q
QB
Vdd
C
M2
M1
Vcnt
+
-
Vcnt
0
1
fB
Vdd
QVTC
path selection
Vb
Ib
Path 1 (Large input signals)
Vb
Vcnt
Path 2 (Small input signals)
Vref1 Vref2
 
Fig. 4.35 Complete block diagram of the VTC.  
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Fig. 4.36 Block diagram of the comparator with hysteresis. 
 
 
 
  Since there are two VTCs of independent noise, the total noise pumped in the 
filter will be proportional to _2 delay linet . One way to alleviate this problem is to share 
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the reference line, the upper delay line in Fig. 4.32, between the two VTCs. 
Consequently, the jitter of the rising edge will be the same for the UP and the DN signals 
and is converted to common mode. However, the jitter of the lower delay lines still 
affects the performance. The total noise pumped in the filter in that case will be 
proportional to _2 delay linet which is 3dB better than the previous implementation. One 
important point to mention here is that the jitter of the boosting clock, fB, does not affect 
the noise performance of the VTC. The variations in the rising edge position of fB vary 
the position of the VTC output pulse rather than its width. Consequently, it does not add 
noise to the phase error signal. 
 
4.5.3 PLL Implementation 
Since some of the PLL blocks introduce additional poles and zeros in the loop, 
the conventional PLL transfer function should be changed accordingly. Fig. 4.37 shows 
a block diagram of the SFB-PLL model. The gains of the PFD, CP, VCO and the 
dividers are similar to the conventional PLL‘s counterpart. However, the spur-frequency 
booster provided three additional gains associated with the TVC, VTC and the spur 
regeneration rate. 
The TVC introduced a zero at _
ref
z TVC



 and a pole 
at 1__
1_ 2_2
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p TVC
TVC TVC
C
C C
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
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 along with a gain of KTVC. Thus, the loop gain will be 
given by: 
  
148 
   
 
 
 
 
 
 
_
2
1 2 _
11
1 1
z TVCzPFD CP VCO TVC VTC
p p TVC
ssK I K K K
G s H s B s
N C C s s s

 


  
 
 
KVTC
ref
out
VCO
1/N
1
2
PFD
VCOK
s
ICP B s
Spur-Frequency Booster
C2
C1
R
 
 
_
_
1
1
z TVC
TVC
p TVC
s
K
s




 
Fig. 4.37 SFB-PLL model. 
 
 
 
In addition, the regeneration factor, whose DC value is given by B
ref
f
B
f
 , has a 
phase associated with it which represents the delay of each output pulse of the VTC 
within a reference period. In other words, the output pulses of the VTC are spaced in 
time by B refT T B which corresponds to a train of pulses. The Fourier transform of 
such signal is given by: 
 
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2 ( 1)
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refBsT s T s B T
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B s e e e e
s


 
 
 
  
           
Since the unity gain frequency, GBW , must be less than the reference frequency, 
ref , by at least one order of magnitude and since B ref  ,  B(s) can be approximated 
as:  
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The above equation indicates that the regeneration will maintain a gain of B. 
However, it will affect the overall phase margin of the PLL. Since the regeneration 
process generates B copies of the PFD output pulse spaced in time by TB through Tref, the 
average of the additional delay of the PFD output is half Tref which corresponds to a loss 
in the phase margin of   2 / 2GBW ref GBW refT T   which conforms with the 
equation above. The overall open loop transfer function is given by: 
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In the current prototype, the ratio between the reference frequency and the unity 
gain bandwidth, ref GBW  , is chosen to be 20 along with a phase margin of 45
o. In 
addition, equal TVC capacitors are used. Consequently, the contribution of the TVC, 
VTC and the regeneration process to the loop dynamics is given by: 
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Assuming 1 1B
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Consequently, the open loop gain of the PLL will be given by: 
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Since the last term in the above equation indicates a loss in the phase margin of 
25o, the loop filter should be designed targeting a phase margin of 70o to end up with 45o. 
Consequently, the ratios  
2
, and GBW z p GBW n z      are given by: 
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It is clear from the design equations that there will be degrees of freedom in the 
design. p and z can be solved together to get reasonable values for the loop filter 
components while the gains of the different blocks can be used to fulfill the n equation. 
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In the current prototype, 
ref is chosen to be 6MHz, KVCO is set to 100MHz/V and N is 
around 600. 
 
4.5.4 Measurement Results 
The proposed SFB-PLL is fabricated in 90nm UMC digital process. Fig. 4.38 
shows the chip micrograph. The PLL occupies 0.036mm2 and consumes 1.5mW at 
3.6GHz.  
Voltage regulators are used to ensure clean supply voltage for the circuit while 
supply capacitors covering wide frequency range are used to suppress the supply noise. 
Small resistors are inserted between the regulator output and the supply capacitors, in 
series, to construct a low pass filter for further suppression of the noise. Resistor values 
in the range of 10 to 100 were used depending on the DC current of the supply and 
how critical it is. The bottom side of the PCB contains the testing setup for the stand 
alone test circuits (TVC, VTC, CP, VCO and passives) along with the controls that 
chooses the block to be tested. The measured VCO gain was found to be around 
100MHz/V. 
The 6MHz reference clock is provided through a signal generator (HP8648C) 
while the boosting clock, fB, is provided through another signal generator (Agilent 
E8267D). Agilent E4446A spectrum analyzer is used to monitor the PLL output 
spectrum and Agilent infiniium oscilloscope is used to check the divider output. Finally, 
the circuit is powered up using Agilent E3631A power supply. 
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Fig. 4.38 SFB-PLL chip micrograph. 
 
 
 
 Fig. 4.39 depicts the PLL output spectrum showing that the PLL provides a 
reference spur suppression of -74.025dBc. Fig. 4.40 shows the phase noise of the PLL 
which indicates that the PLL bandwidth is around 300kHz. Fig. 4.41 shows the settling 
time of the PLL for a frequency jump of 7 channels. The settling time is around 
11.82sec. 
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Fig. 4. 39 SFB-PLL‘s output spectrum showing the reference spur at 6MHz offset. 
 
 
 
 
Fig. 4.40 Phase-noise plot of the SFB-PLL. 
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Fig. 4.41 Transient response of the SFB-PLL showing a settling time of 11.8sec. 
 
 
 
Table 4.3 presents a comparison with the state-of-the-art published work. For a 
fair comparison, the FOM for the reference spur derived before is used to compare 
between the different PLLs. The ratio p
GBW


 
 
 
is assumed to be 4 for all designs, which 
secures a phase margin of 60o with minimum loop filter area. Since the reference 
frequency is 6MHz, the VCO gian is 100MHz/V and the unity-gain frequency of the 
PLL is 300kHz, the FOM is given by: 
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Table 4.3 SFB-PLL performance summary compared to the state-of-the-art PLLs. 
 This work [50] [51] [52] [53] [54] 
Output 
Frequency 
3.6GHz 2.21GHz 0.8GHz 2.4GHz 2.4GHz 5.2GHz 5.4GHz 
Reference 
Frequency 
6MHz 55.25MHz 
100 
MHz 
300 
MHz 
12MHz 10MHz 10MHz 
BW reff f  1/20 1/20 1/10 1/30 1/12 1/50 1/400 
VCO refK f  16.67 0.9 5 3.33 5 30 22 
Spur (dBc) -74 -80 to -86 -68.5 -48.3 -70.45 -68.5 -70 
FOM (dBV) -78.46 
-59.09 to      
-65.09 
-68.46 -35.19 -68.83 -70.04 -50.79 
Power 
consumption 
1.5mW 3.8mW - 23mW 48.78mW 19.8mW 13.5mW 
VCO 
topology 
Single-
ended ring 
LC-VCO 
Pseudo-differential 
Cross-coupled ring 
LC-VCO LC-VCO LC-VCO 
Phase noise 
(dBc/Hz) 
-60 
@ 10KHz 
-121          
@ 200KHz 
-119.8 @ 100KHz 
Measured @ 2GHz 
-103       
@100KHz 
-76 
@ 20KHz 
-63 
@ 10KHz 
Area 0.063mm2 0.200mm2 0.070mm2 4.800mm2 0.640mm2 0.490mm2 
Technology 
90nm digital 
CMOS 
0.18m 
CMOS 
0.13m digital 
CMOS 
0.18m 
CMOS 
0.18m 
CMOS 
0.25m 
CMOS 
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4.6 Summary 
A spur-frequency-boosting PLL (SFB-PLL) that provides low reference-spur is 
proposed. The proposed architecture eliminates the need for decreasing the loop 
bandwidth and/or decreasing the VCO gain. In addition, it mitigates the channel-
selection-dependent-sampler problem suffered by the previously published sampled-
loop-filter PLLs. Moreover, it eliminates the mismatches problem suffered by the 
previously published multi-path PFD/CP. Measurements of the fabricated prototype 
shows 8.4dB improvement in spur suppression compared with the best state-of-the-art 
published work [53] along with a VCO gain to reference frequency ratio, VCO
ref
K
f
, of 17 
and loop bandwidth to reference frequency ration, GBW
ref
f
f
,of 1/20 were used. The PLL 
consumes 1.5mW in 90nm digital CMOS provided through UMC and occupies 
0.063mm
2 
only. 
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CHAPTER V 
CONCLUSIONS AND FUTURE WORK 
 
New architectures for implementing analog circuits in time-mode has been 
proposed. A sub-ps matching in 65nm technology is proved to be feasible on silicon 
through the TDC which provides attractive opportunities for designing analog circuits in 
time-mode. In addition, with the increased resolution of the CMOS process with the 
emerging 28nm and 12 nm technologies, the dynamic range of the systems will be much 
higher. In addition, the power consumption is expected to scale down with the 
technology. Moreover, the performance of the time-mode analog circuits is expected to 
be better in the newer nanometric technologies. One area for future research is to explore 
the other TDC architecture which can provide much higher resolution, compared to the 
inverter chain one that has been used in the current project, which will open 
opportunities for a much higher resolution TDC-based ADCs. Since matching might 
be problematic for higher resolution, reference recycling TDC could be a better option 
for future research.  
The proposed oscillator proves that a need for a high-Q band-pass filter is not 
longer exist. In addition, the lower-THD, lower-power, higher-output-swing along with 
compact design proves that time-mode designs can provide very competitive solutions. 
Moreover, scaling the technology is expected to improve the performance even more 
which is an advantage that voltage-mode solutions lack. However, more research can be 
performed on how to get the optimum time-shifts for certain THD specifications. In 
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addition, the trade-off between the number of signals to be added and the resolution of 
the time-shift should be investigated to get an optimum design that consumes minimum 
power. 
Finally, the novel PLL architecture exploits the voltage-mode and time-mode 
converters by using a time-to-voltage converter followed by a time-to-voltage converter 
to boost the spur frequency of the PLL ending up with a competitive low reference-spur 
PLL. Since the proposed architecture is novel, a lot of research can be done on the 
optimization of the TVC and the VTC blocks. In addition, since the proposed 
architecture provides new degrees of freedom in the PLL design, the system level design 
should be investigate to incorporate the phase noise into the design equations. The use of 
an LC-VCO is a must in any future work in order to provide a reference-spur free along 
with a good phase noise performance PLL. Finally, far frequency poles can be used in 
the loop filter to suppress the boosted spurs without affecting the dynamics of the loop.  
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